{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T00:59:39Z","timestamp":1742950779784,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540408222"},{"type":"electronic","value":"9783540452348"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45234-8_23","type":"book-chapter","created":{"date-parts":[[2011,1,8]],"date-time":"2011-01-08T06:12:05Z","timestamp":1294467125000},"page":"230-239","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":20,"title":["Low Power Coarse-Grained Reconfigurable Instruction Set Processor"],"prefix":"10.1007","author":[{"given":"Francisco","family":"Barat","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Murali","family":"Jayapala","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tom","family":"Vander Aa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rudy","family":"Lauwereins","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Geert","family":"Deconinck","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Henk","family":"Corporaal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2003,9,30]]},"reference":[{"key":"23_CR1","unstructured":"Trimaran: An infrastructure for instruction level parallelism (1999), http:\/\/www.trimaran.org"},{"key":"23_CR2","doi-asserted-by":"crossref","unstructured":"Barat, F., Jayapala, M., Beeck, P.O.d., Deconinck, G.: Software pipelining for coarse-grained reconfigurable instruction set processors. In: Proc. ASP-DAC, January 2002, pp. 338\u2013344 (2002)","DOI":"10.1109\/ASPDAC.2002.994945"},{"key":"23_CR3","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: a framework for architectural-level power analysis and optimizations. In: Proc. 27th Int\u2019l Symp. Computer Architecture (ISCA 2000), June 2000, pp. 83\u201394 (2000)","DOI":"10.1145\/342001.339657"},{"key":"23_CR4","doi-asserted-by":"crossref","unstructured":"Goldstein, S.C., Schmit, H., Moe, M., Budiu, M., Cadambi, S., Taylor, R.R., Laufer, R.: PipeRench: a coprocessor for streaming multimedia acceleration. In: Proc. 26th Int\u2019l Symp. Computer Architecture (ISCA 1999), May 1999, pp. 28\u201339 (1999)","DOI":"10.1145\/307338.300982"},{"key":"23_CR5","volume-title":"Compilers and Operating Systems for Low Power","author":"W. Liao","year":"2002","unstructured":"Liao, W., He, L.: Power Modeling and Reduction of VLIW Processors. In: Compilers and Operating Systems for Low Power, Kluwer Academic Publishers, Dordrecht (2002)"},{"key":"23_CR6","doi-asserted-by":"crossref","unstructured":"Lu, G., Singh, H., Lee, M.-H., Bagherzadeh, N., Kurdahi, F.J., Filho, E.M.C.: The morphosys parallel reconfigurable system. In: European Conference on Parallel Processing, pp. 727\u2013734 (1999)","DOI":"10.1007\/3-540-48311-X_102"},{"key":"23_CR7","unstructured":"Miyamori, T., Olukotun, K.: REMARC: Reconfigurable multimedia array coprocessor. In: Proc. 6th Int\u2019l Symp. Field-Programmable Gate Arrays (FPGA 1998) (February 1998)"},{"key":"23_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"312","DOI":"10.1007\/3-540-46117-5_33","volume-title":"Field-Programmable Logic and Applications. Reconfigurable Computing Is Going Mainstream","author":"K.K.W. Poon","year":"2002","unstructured":"Poon, K.K.W., Yan, A., Wilton, S.J.E.: A flexible power model for fpgas. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol.\u00a02438, p. 312. Springer, Heidelberg (2002)"},{"key":"23_CR9","doi-asserted-by":"crossref","unstructured":"Ye, W., Vijaykrishnan, N., Kandemir, M.T., Irwin, M.J.: The design and use of simplepower: a cycle-accurate energy estimation tool. In: Proc. DAC, June 2000, pp. 340\u2013345 (2000)","DOI":"10.1145\/337292.337436"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45234-8_23","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T14:56:35Z","timestamp":1740840995000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45234-8_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540408222","9783540452348"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45234-8_23","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]},"assertion":[{"value":"30 September 2003","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}