{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T05:45:18Z","timestamp":1775454318018,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540408222","type":"print"},{"value":"9783540452348","type":"electronic"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45234-8_26","type":"book-chapter","created":{"date-parts":[[2011,1,8]],"date-time":"2011-01-08T06:12:05Z","timestamp":1294467125000},"page":"262-271","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":12,"title":["Exploiting Redundancy to Speedup Reconfiguration of an FPGA"],"prefix":"10.1007","author":[{"given":"Irwin","family":"Kennedy","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,9,30]]},"reference":[{"key":"26_CR1","unstructured":"Zhiyuan, L., Hauck, S.: Configuration Compression for Virtex FPGAs. In: IEEE Symposium on FPGAs for Custom Computing Machines (April 2001)"},{"key":"26_CR2","doi-asserted-by":"crossref","unstructured":"Motomura, M., Aimoto, Y., Shibayama, A., Yabe, Y., Yamashina, M.: An embedded DRAM-FPGA chip with instantaneous logic reconfiguration. In: Symposium on VLSI Circuits Digest of Technical Papers, June 1997, pp. 55\u201356 (1997)","DOI":"10.1109\/VLSIC.1997.623804"},{"key":"26_CR3","unstructured":"Trimberger, S., Carberry, D., Johnson, A., Wong, J.: A time multiplexed FPGA. In: IEEE Symposium on Field-Programmable Custom Computing Machines (April 1997)"},{"key":"26_CR4","unstructured":"Xilinx Corporation, Virtex 2.5V Field-Programmable Gate Arrays, DS003-1 (v.25) April 2 (2001)"},{"key":"26_CR5","unstructured":"Xilinx Corporation, Virtex Series Configuration Architecture User Guide, XAPP151 (v1.5), September 27 (2000)"},{"key":"26_CR6","unstructured":"Franklin, N.: Re: Silicon Area for Xilinx FPGAs. comp.arch.fpga, PST 5, 31\u201359 (2002)"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45234-8_26","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,1,16]],"date-time":"2020-01-16T09:03:13Z","timestamp":1579165393000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45234-8_26"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540408222","9783540452348"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45234-8_26","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2003]]},"assertion":[{"value":"30 September 2003","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}