{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T08:31:34Z","timestamp":1743150694174,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540408222"},{"type":"electronic","value":"9783540452348"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45234-8_27","type":"book-chapter","created":{"date-parts":[[2011,1,8]],"date-time":"2011-01-08T06:12:05Z","timestamp":1294467125000},"page":"272-281","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":11,"title":["Run-Time Exchange of Mechatronic Controllers Using Partial Hardware Reconfiguration"],"prefix":"10.1007","author":[{"given":"Klaus","family":"Danne","sequence":"first","affiliation":[]},{"given":"Christophe","family":"Bobda","sequence":"additional","affiliation":[]},{"given":"Heiko","family":"Kalte","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,9,30]]},"reference":[{"key":"27_CR1","unstructured":"XILINX ISE 5 Software Manuals - FPGA Editor (2002)"},{"key":"27_CR2","unstructured":"XILINX Virtex Data Sheet, DS003(1-4) (2002)"},{"key":"27_CR3","doi-asserted-by":"crossref","unstructured":"Bazargan, K., Kastner, R., Sarrafzadeh, M.: Fast template placement for reconfigurable computing systems. IEEE Design and Test of Computers (March 2000)","DOI":"10.1109\/54.825678"},{"key":"27_CR4","doi-asserted-by":"crossref","unstructured":"Bednara, M., Danne, K., Deppe, M., Oberschelp, O., Slomka, F., Teich, J.: Design and implementation of digital linear control systems on reconfigurable hardware. EURASIP Journal on Applied Signal Processing (2003)","DOI":"10.1155\/S1110865703301040"},{"key":"27_CR5","unstructured":"Bobda, C.: IP based synthesis of reconfigurables systems. In: 10th ACM International Symposium on Field Programmable Gate Arrays(FPGA 2002), Monterey, California, pp. 248. ACM\/SIGDA (2002)"},{"key":"27_CR6","doi-asserted-by":"crossref","unstructured":"Bobda, C.: Temporal partitioning and sequencing of dataflow graphs on reconfigurable systems. In: International IFIP TC10 Stream on Distributed and Parallel Embedded Systems (DIPES 2002), Montreal, Canada, pp. 185\u2013194. IFIP (2002)","DOI":"10.1007\/978-0-387-35599-3_19"},{"key":"27_CR7","unstructured":"Danne, K.: Implementierung digitaler regelungen in hardware. Bachelor\u2019s thesis, University of Paderborn (2000)"},{"key":"27_CR8","unstructured":"Johanson, Murray-Smith. The operating regime approach to nonlinear modelling and control. Multiple Model Approaches to Modelling and Control 42 (1997)"},{"key":"27_CR9","unstructured":"Kalte, H., Porrmann, M., R\u00fcckert, U.: A prototyping platform for dynamically reconfigurable system on chip designs. In: Proceedings of the IEEE Workshop Heterogeneous reconfigurable Systems on Chip (SoC), Hindawi (2002)"},{"key":"27_CR10","doi-asserted-by":"crossref","unstructured":"Kasper, R., Reinemann, T.: Gate level implementation of high speed controllers and filters for mechatronic systems. In: Mechatronic Workshop (2000)","DOI":"10.1016\/S1474-6670(17)32932-4"},{"key":"27_CR11","unstructured":"Lim, D., Peattie, M.: Xilinx Application Note XAPP290: Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations (May 2002)"},{"key":"27_CR12","doi-asserted-by":"crossref","unstructured":"Morse, A.: Control using logic-based switching. Trends in Control. Springer, London (1995)","DOI":"10.1007\/978-1-4471-3061-1_4"},{"key":"27_CR13","unstructured":"Narendra, B.: Adaptive control using multiple models: Switching and tuning. In: Yale Workshop on Adaptive and Learning Systems (1994)"},{"issue":"1","key":"27_CR14","doi-asserted-by":"publisher","first-page":"57","DOI":"10.1023\/A:1011188411132","volume":"19","author":"J. Teich","year":"2000","unstructured":"Teich, J., Fekete, S., Schepers, J.: Optimization of dynamic hardware reconfigurations. The J. of Supercomputing, 19(1), 57\u201375 (2000)","journal-title":"The J. of Supercomputing"},{"key":"27_CR15","unstructured":"van Breemen, A., de Vries, T.: An agent-based framework for designing multicontroller systems. In: Proc. of the 5th International Conference on The Practical Applications of Intelligent Agents and Multi-Agent Technology, Manchester, U.K, April 2000, pp. 219\u2013235 (2000)"},{"key":"27_CR16","unstructured":"http:\/\/www.xilinx.com\/products\/software\/jbits"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45234-8_27","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,17]],"date-time":"2021-11-17T03:08:20Z","timestamp":1637118500000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45234-8_27"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540408222","9783540452348"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45234-8_27","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]},"assertion":[{"value":"30 September 2003","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}