{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T14:23:37Z","timestamp":1761488617426,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540408222"},{"type":"electronic","value":"9783540452348"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45234-8_28","type":"book-chapter","created":{"date-parts":[[2011,1,8]],"date-time":"2011-01-08T06:12:05Z","timestamp":1294467125000},"page":"282-291","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Efficient Modular-Pipelined AES Implementation in Counter Mode on ALTERA FPGA"],"prefix":"10.1007","author":[{"given":"Fran\u00e7ois","family":"Charot","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eslam","family":"Yahya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Charles","family":"Wagner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2003,9,30]]},"reference":[{"key":"28_CR1","unstructured":"Altera APEX20K, APEX 20K Devices: System-on-a-Programmable-Chip Solutions, http:\/\/www.altera.com"},{"key":"28_CR2","unstructured":"Daemen, J., Rijmen, V.: The Rijndael Block Cipher: AES Proposal. In: First AES Candidate Conference (AES1) (Augusts 1998)"},{"key":"28_CR3","doi-asserted-by":"crossref","unstructured":"Dworkin, M.: Recommendation for Block Cipher Modes of Operation. NIST special Publication 800-38A (December 2001)","DOI":"10.6028\/NIST.SP.800-38a"},{"key":"28_CR4","doi-asserted-by":"crossref","unstructured":"Elbirt, A.J., Yip, W., Chetwynd, B., Paar, C.: An FPGA Implementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists. In: The Third AES Candidate Conference (AES3) (April 2000)","DOI":"10.1109\/92.931230"},{"key":"28_CR5","unstructured":"FIPS Publication 197, Specification for the Advanced Encryption Standard (AES), Federal Information Processing Standards Publication 197, U.S. DoC\/NIST (November 2001)"},{"key":"28_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1007\/3-540-44709-1_6","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2001","author":"H. Kuo","year":"2001","unstructured":"Kuo, H., Verbauwhe, I.: Architectural Optimisation for a 1.82Gbits\/sec VLSI Implementation of the AES Rijndael Algorithm. In: Ko\u00e7, \u00c7.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol.\u00a02162, p. 51. Springer, Heidelberg (2001)"},{"key":"28_CR7","unstructured":"Lipmaa, H., Rogaway, P., Wagner, D.: Comments to NIST concerning AES Modes of Operations CTR-Mode Encryption. In: Symmetric Key Block Cipher Modes of Operation Workshop (October 2000)"},{"key":"28_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1007\/3-540-44709-1_7","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2001","author":"M. McLoone","year":"2001","unstructured":"McLoone, M., McCanny, J.V.: High Performance Single-Chip FPGA Rijndael Algorithm Implementations. In: Ko\u00e7, \u00c7.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol.\u00a02162, p. 65. Springer, Heidelberg (2001)"},{"key":"28_CR9","unstructured":"Alam, M., Badawy, W., Jullien, G.: A Novel Pipelined Threads Architecture for AES Encryption Algorithm. In: ASAP 2002 (July 2002)"},{"key":"28_CR10","unstructured":"Report on the Symmetric Key Block Cipher Modes of Operations Workshop (NIST) (October 2000)"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45234-8_28","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,17]],"date-time":"2021-11-17T03:08:45Z","timestamp":1637118525000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45234-8_28"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540408222","9783540452348"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45234-8_28","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]},"assertion":[{"value":"30 September 2003","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}