{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T03:05:48Z","timestamp":1743044748070,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540408222"},{"type":"electronic","value":"9783540452348"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45234-8_32","type":"book-chapter","created":{"date-parts":[[2011,1,8]],"date-time":"2011-01-08T06:12:05Z","timestamp":1294467125000},"page":"324-333","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Branch Optimisation Techniques for Hardware Compilation"],"prefix":"10.1007","author":[{"given":"Henry","family":"Styles","sequence":"first","affiliation":[]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,9,30]]},"reference":[{"key":"32_CR1","unstructured":"Celoxica Limited, Handel-C Language Reference Manual, version 3.1, document number RM-1003-3.0 (2002)"},{"key":"32_CR2","volume-title":"Synthesis and Optimization of Digital Circuits","author":"G. Micheli De","year":"1994","unstructured":"De Micheli, G.: Synthesis and Optimization of Digital Circuits. McGraw-Hill, New York (1994)"},{"key":"32_CR3","doi-asserted-by":"publisher","first-page":"385","DOI":"10.1023\/A:1020367508848","volume":"7","author":"T. Harriss","year":"2002","unstructured":"Harriss, T., Walke, R., Kienhuis, B., Deprettere, E.: Compilation from Matlab to process networks. Design Automation for Embedded Systems\u00a07, 385\u2013403 (2002)","journal-title":"Design Automation for Embedded Systems"},{"key":"32_CR4","series-title":"O. Mencer, H. Huebert, M. Morf and M.J. Flynn","doi-asserted-by":"publisher","first-page":"595","DOI":"10.1007\/3-540-44614-1_64","volume-title":"Field-Programmable Logic and Applications. The Roadmap to Reconfigurable Computing","author":"O. Mencer","year":"2000","unstructured":"Mencer, O., Huebert, H., Morf, M., Flynn, M.J.: StReAm: Object-oriented programming of stream architectures using PAM-Blox. In: Gr\u00fcnbacher, H., Hartenstein, R.W. (eds.) FPL 2000. O. Mencer, H. Huebert, M. Morf and M.J. Flynn, vol.\u00a01896, pp. 595\u2013604. Springer, Heidelberg (2000)"},{"key":"32_CR5","volume-title":"Probabalistic Modelling","author":"I. Mitrani","year":"1998","unstructured":"Mitrani, I.: Probabalistic Modelling. Cambridge University Press, Cambridge (1998)"},{"issue":"1","key":"32_CR6","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1080\/10867651.1997.10487468","volume":"2","author":"T. Moller","year":"1997","unstructured":"Moller, T., Trumbore, B.: Fast, minimum storage ray-triangle intersection. Journal of Graphics Tools\u00a02(1), 21\u201328 (1997)","journal-title":"Journal of Graphics Tools"},{"issue":"2","key":"32_CR7","doi-asserted-by":"publisher","first-page":"83","DOI":"10.1145\/78919.78920","volume":"22","author":"R.O. Onvural","year":"1990","unstructured":"Onvural, R.O.: Survey of closed queueing networks with blocking. ACM Computing Surveys\u00a022(2), 83\u2013121 (1990)","journal-title":"ACM Computing Surveys"},{"key":"32_CR8","doi-asserted-by":"crossref","unstructured":"Styles, H., Luk, W.: Accelerating radiosity calculations using reconfigurable platforms. In: Proc. IEEE Symp. on Field-Programmable Custom Computing Machines, pp. 279\u2013281 (2002)","DOI":"10.1109\/FPGA.2002.1106684"},{"issue":"4","key":"32_CR9","doi-asserted-by":"publisher","first-page":"365","DOI":"10.1145\/27633.28055","volume":"18","author":"A.H. Veen","year":"1986","unstructured":"Veen, A.H.: Dataflow machine architecture. ACM Computing Surveys\u00a018(4), 365\u2013396 (1986)","journal-title":"ACM Computing Surveys"},{"issue":"2","key":"32_CR10","doi-asserted-by":"publisher","first-page":"234","DOI":"10.1109\/43.908452","volume":"20","author":"M. Weinhardt","year":"2001","unstructured":"Weinhardt, M., Luk, W.: Pipeline vectorisation. IEEE Trans. on Comput.-Aided Design\u00a020(2), 234\u2013248 (2001)","journal-title":"IEEE Trans. on Comput.-Aided Design"},{"key":"32_CR11","doi-asserted-by":"crossref","unstructured":"Ziegler, H., So, B., Hall, M., Diniz, P.C.: Coarse-grain pipelining on multiple FPGA architectures. In: Proc. IEEE Symp. on Field-Programmable Custom Computing Machines, pp. 77\u201386 (2002)","DOI":"10.1109\/FPGA.2002.1106663"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45234-8_32","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T14:54:56Z","timestamp":1740840896000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45234-8_32"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540408222","9783540452348"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45234-8_32","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]},"assertion":[{"value":"30 September 2003","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}