{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T10:04:53Z","timestamp":1743156293072,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540408222"},{"type":"electronic","value":"9783540452348"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45234-8_33","type":"book-chapter","created":{"date-parts":[[2011,1,8]],"date-time":"2011-01-08T01:12:05Z","timestamp":1294449125000},"page":"334-344","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":10,"title":["A Model for Hardware Realization of Kernel Loops"],"prefix":"10.1007","author":[{"given":"Jirong","family":"Liao","sequence":"first","affiliation":[]},{"given":"Weng-Fai","family":"Wong","sequence":"additional","affiliation":[]},{"given":"Tulika","family":"Mitra","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,9,30]]},"reference":[{"key":"33_CR1","doi-asserted-by":"crossref","unstructured":"Rau, B.R.: Iterative Modulo Scheduling. The International Journal of Parallel Processing 24 (1996)","DOI":"10.1007\/BF03356742"},{"key":"33_CR2","unstructured":"Page, I., Luk, W.: Compiling OCCAM into FPGAs. In: Proceedings of the International Symposium on Field Programmable Logic (FPL 1991) (1991)"},{"key":"33_CR3","doi-asserted-by":"crossref","unstructured":"Rinker, R., et al.: An Automated Process for Compiling Dataflow Graphs into Reconfigurable Hardware. IEEE Transactions on VLSI Systems 9 (2001)","DOI":"10.1109\/92.920828"},{"key":"33_CR4","doi-asserted-by":"crossref","unstructured":"Goldstein, S.C., et al.: Piperench: A Reconfigurable Architecture and Compiler. IEEE Computer (2000)","DOI":"10.1109\/2.839324"},{"key":"33_CR5","doi-asserted-by":"crossref","unstructured":"Callahan, T., Hauser, J.R., Wawrzynek, J.: The Garp Architecture and C Compiler. IEEE Computer (2000)","DOI":"10.1109\/2.839323"},{"key":"33_CR6","unstructured":"Weinhardt, M.: Compilation and Pipeline Synthesis for Reconfigurable Architectures. In: Proceedings of the Reconfigurable Architecture Workshop (RAW) (1997)"},{"key":"33_CR7","unstructured":"Weinhardt, M., Luk, W.: Pipeline vectorization for reconfigurable systems. In: Proceedings of the IEEE Symposium on Field Programmable Custom Computing Machines (FCCM) (1999)"},{"key":"33_CR8","unstructured":"Babb, J., et al.: Parallelizing Applications into Silicon. In: Proceedings of the IEEE Symposium on Field Programmable Custom Computing Machines (FCCM) (1999)"},{"key":"33_CR9","doi-asserted-by":"crossref","unstructured":"Snider, G., Shackleford, B., Carter, R.J.: Attacking the Semantic Gap between Application Programming Languages and Configurable Hardware. In: Proceedings of ACM FPGA (2001)","DOI":"10.1145\/360276.360322"},{"key":"33_CR10","doi-asserted-by":"crossref","unstructured":"Jones, A., et al.: PACT HDL: A C Compiler Targeting ASICs and FPGAs with Power and Performance Optimizations. In: Proceedings of International Conference on Compilers, Architecture. and Synthesis for Embedded Systems (CASES) (2002)","DOI":"10.1145\/581630.581659"},{"key":"33_CR11","unstructured":"Schreiber, R.: High-Level Synthesis of Nonprogrammable Hardware Accelerators. In: Proceedings of the IEEE International Conference on Application Specific Systems, Architectures, and Processors (ASAP) (2000)"},{"key":"33_CR12","doi-asserted-by":"crossref","unstructured":"Sivaraman, M., Aditya, S.: Cycle-time Aware Architecture Synthesis of Custom Hardware Accelerator. In: Proceedings of International Conference on Compilers, Architecture. and Synthesis for Embedded Systems (CASES) (2002)","DOI":"10.1145\/581630.581637"},{"key":"33_CR13","unstructured":"Mentor Graphics Inc.: Mentor Graphics Monet User\u2019s Manual (1999) (release r42)"},{"key":"33_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"398","DOI":"10.1007\/3-540-44687-7_41","volume-title":"Field-Programmable Logic and Applications","author":"S. Derrien","year":"2001","unstructured":"Derrien, S., Rajopadhye, S.: Loop Tiling for Reconfigurable Accelerators. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol.\u00a02147, p. 398. Springer, Heidelberg (2001)"},{"key":"33_CR15","doi-asserted-by":"crossref","unstructured":"So, B., Hall, M.W., Diniz, P.C.: A Compiler Approach to Fast Hardware Design Space Exploration in FPGA-based Systems. In: Proceedings of the International Conference on Programming Language Design and Implementation (PLDI) (2002)","DOI":"10.1145\/512529.512550"},{"key":"33_CR16","unstructured":"Kathail, V., Schlansker, M., Rau, B.: Hpl-pd architectural specifications: Version 1.1. Technical Report Technical Report HPL-93-80(R.1), Hewlett-Packard Laboratories (2000) revised"},{"key":"33_CR17","unstructured":"Trimaran Consortium: Trimaran: An Infrastructure for Research in Instruction Level Parallelism, \n\nhttp:\/\/www.trimaran.org"},{"key":"33_CR18","unstructured":"Celoxica Inc.: Handel-C, \n\nhttp:\/\/www.celoxica.com\/tech\/handel-c\/"},{"key":"33_CR19","unstructured":"Electronic Industries Alliance: Electronic Design Interface Format, \n\nhttp:\/\/www.edif.org"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45234-8_33","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,1,16]],"date-time":"2020-01-16T16:03:04Z","timestamp":1579190584000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45234-8_33"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540408222","9783540452348"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45234-8_33","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]},"assertion":[{"value":"30 September 2003","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}