{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:30:12Z","timestamp":1774801812367,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540408222","type":"print"},{"value":"9783540452348","type":"electronic"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45234-8_35","type":"book-chapter","created":{"date-parts":[[2011,1,8]],"date-time":"2011-01-08T06:12:05Z","timestamp":1294467125000},"page":"355-364","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":18,"title":["Globally Asynchronous Locally Synchronous FPGA Architectures"],"prefix":"10.1007","author":[{"given":"Andrew","family":"Royal","sequence":"first","affiliation":[]},{"given":"Peter Y. K.","family":"Cheung","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,9,30]]},"reference":[{"key":"35_CR1","doi-asserted-by":"crossref","unstructured":"Mirsky, E., DeHon, A.: MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources. In: Proceedings of the IEEE Symposium in Field-Programmable Custom Computing Machines, pp. 157\u2013166 (1996)","DOI":"10.1109\/FPGA.1996.564808"},{"key":"35_CR2","doi-asserted-by":"crossref","unstructured":"Sutherland, I.E.: Micropipelines. Communications of the ACM, 720\u2013738 (1987)","DOI":"10.1145\/63526.63532"},{"key":"35_CR3","doi-asserted-by":"publisher","first-page":"107","DOI":"10.1007\/BF02252954","volume":"5","author":"C. Ebergen","year":"1988","unstructured":"Ebergen, C.: A Formal Approach to Designing Delay-Insensitive Circuits. Distributed Computing\u00a05, 107\u2013119 (1988)","journal-title":"Distributed Computing"},{"key":"35_CR4","volume-title":"Introduction to VLSI Systems","author":"C.L. Seitz","year":"1980","unstructured":"Seitz, C.L.: System timing. In Mead. In: Mead, C.A., Conway, L.A. (eds.) Introduction to VLSI Systems, Addison-Wesley, Reading (1980)"},{"key":"35_CR5","doi-asserted-by":"publisher","first-page":"173","DOI":"10.1007\/BF01607880","volume":"6","author":"E. Brunvand","year":"1993","unstructured":"Brunvand, E.: Using FPGAs to Implement Self-Timed Systems. J. VLSI Signal Process.\u00a06, 173\u2013190 (1993)","journal-title":"J. VLSI Signal Process."},{"key":"35_CR6","unstructured":"Maheswaran, K.: Implementing Self-Timed Circuits in Field Programmable Gate Arrays. Master\u2019s thesis, University Of California Davis (1995)"},{"key":"35_CR7","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1109\/MDT.1994.303848","volume":"11","author":"S. Hauck","year":"1994","unstructured":"Hauck, S., Burns, S., Borriello, G., Ebeling, C.: An (fpga) for Implementing Asynchronous Circuits. IEEE Design & Test of Computers\u00a011, 60\u201369 (1994)","journal-title":"IEEE Design & Test of Computers"},{"key":"35_CR8","doi-asserted-by":"publisher","first-page":"491","DOI":"10.1109\/92.475968","volume":"3","author":"G. Borriello","year":"1995","unstructured":"Borriello, G., Ebeling, C., Hauck, S., Burns, S.: The Triptych FPGA Architecture. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a03, 491\u2013501 (1995)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"35_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-60294-1_95","volume-title":"Field-Programmable Logic and Applications","author":"R.E. Payne","year":"1995","unstructured":"Payne, R.E.: Self-Timed FPGA Systems. In: Moore, W., Luk, W. (eds.) FPL 1995. LNCS, vol.\u00a0975, Springer, Heidelberg (1995)"},{"key":"35_CR10","unstructured":"Payne, R.: Self-Timed Field Programmable Gate Array Architectures. PhD thesis, University of Edinburgh (1997)"},{"key":"35_CR11","unstructured":"Molina, P.: The Design of a Delay-Insensitive Bus Architecture using Handshake Circuits. PhD thesis, Imperial College (1997)"},{"key":"35_CR12","unstructured":"Chapiro, D.M.: Globally Asynchronous Locally Synchronous Systems. PhD thesis, Stanford University (1984)"},{"key":"35_CR13","doi-asserted-by":"publisher","first-page":"133","DOI":"10.1109\/TC.1976.5009227","volume":"25","author":"M. P\u011bchou\u010dek","year":"1976","unstructured":"P\u011bchou\u010dek, M.: Anomalous response times of input sychronisers. IEEE Transactions on Computers C-25, 133\u2013139 (1976)","journal-title":"IEEE Transactions on Computers C-"},{"key":"35_CR14","doi-asserted-by":"crossref","unstructured":"Yun, K.Y., Donohue, R.P.: Pausible clocking: A first step toward heterogeneous systems. In: Proceedings of the International Conference on VLSI in Computers and Processors, pp.118\u2013123 (1996)","DOI":"10.1109\/ICCD.1996.563543"},{"key":"35_CR15","doi-asserted-by":"crossref","unstructured":"Bormann, D.S., Cheung, P.Y.K.: Asynchronous wrapper for heterogeneous systems. In: Proceedings of the International Conference on Computer Design (ICCD), pp. 307\u2013314 (1997)","DOI":"10.1109\/ICCD.1997.628884"},{"key":"35_CR16","unstructured":"Moore, S.W., Taylor, G.S., Cunningham, P.A., Mullins, R.D., Robinson, P.: Selfcalibrating clocks for globally asynchronous locally synchronous systems. In: Proceedings of the International Conference on Computer Design (ICCD), pp. 37\u201378 (2000)"},{"key":"35_CR17","doi-asserted-by":"crossref","unstructured":"Olsson, T., Nilsson, P., Meincke, T., Hemam, A., Tokelson, M.: A digitally controlled low-power clock multiplier for globally asynchronous locally synchronous designs. In: The IEEE International Symposium on Circuits and Systems (ISCAS), vol.\u00a03, pp. 13\u201316 (2000)","DOI":"10.1109\/ISCAS.2000.855983"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45234-8_35","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T14:55:29Z","timestamp":1740840929000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45234-8_35"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540408222","9783540452348"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45234-8_35","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2003]]},"assertion":[{"value":"30 September 2003","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}