{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:55:45Z","timestamp":1771613745974,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540408222","type":"print"},{"value":"9783540452348","type":"electronic"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45234-8_42","type":"book-chapter","created":{"date-parts":[[2011,1,8]],"date-time":"2011-01-08T06:12:05Z","timestamp":1294467125000},"page":"426-436","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Heterogeneous Logic Block Architectures for Via-Patterned Programmable Fabrics"],"prefix":"10.1007","author":[{"given":"Aneesh","family":"Koorapaty","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lawrence","family":"Pileggi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Herman","family":"Schmit","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2003,9,30]]},"reference":[{"key":"42_CR1","unstructured":"Pileggi, L., Schmit, H., Shah, J.T., Tong, K.Y., Patel, C., Chandra, V.: A Via Patterned Gate Array (VPGA), Technical Report Series, Center for Silicon System Implementation, No. CSSI 02-15 (March 2002)"},{"key":"42_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"132","DOI":"10.1007\/3-540-46117-5_15","volume-title":"Field-Programmable Logic and Applications. Reconfigurable Computing Is Going Mainstream","author":"A. Koorapaty","year":"2002","unstructured":"Koorapaty, A., Pileggi, L.: Modular, Fabric-specific Synthesis for Programmable Architectures. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol.\u00a02438, p. 132. Springer, Heidelberg (2002)"},{"key":"42_CR3","unstructured":"Koorapaty, A., Chandra, V., Tong, K.Y., Patel, C., Pileggi, L., Schmit, H.: Heterogeneous Programmable Logic Block Architectures. In: Proceedings of Design Automation and Test in Europe (March 2003)"},{"key":"42_CR4","doi-asserted-by":"crossref","unstructured":"Patel, C., Cozzie, A., Schmit, H., Pileggi, L.: An Architectural Exploration of Via Patterned Gate Arrays. In: ACM\/SIGDA International Symposium on Physical Design (2003)","DOI":"10.1145\/640000.640039"},{"key":"42_CR5","unstructured":"He, J., Rose, J.: Advantages of Heterogeneous Logic Block Architectures for FPGAs. In: IEEE Custom Integrated Circuits Conference, pp. 7.4.1\u20137.4.5 (May 1993)"},{"key":"42_CR6","doi-asserted-by":"crossref","unstructured":"Betz, V., Rose, J.: Cluster-Based Logic Blocks for FPGAs: Area-Efficiency vs. Input Sharing and Size. In: IEEE Custom Integrated Circuits Conference, pp. 551\u2013554 (1997)","DOI":"10.1109\/CICC.1997.606687"},{"key":"42_CR7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4","volume-title":"Architecture and CAD for Deep-Submicron FPGAs","author":"V. Betz","year":"1999","unstructured":"Betz, V., Rose, J., Marquardt, A.: Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, Dordrecht (1999)"},{"issue":"2","key":"42_CR8","doi-asserted-by":"publisher","first-page":"74","DOI":"10.1109\/54.765206","volume":"16","author":"A. Kaviani","year":"1999","unstructured":"Kaviani, A., Brown, S.: The hybrid field-programmable architecture. IEEE Design & Test of Computers\u00a016(2), 74\u201383 (1999)","journal-title":"IEEE Design & Test of Computers"},{"key":"42_CR9","doi-asserted-by":"crossref","unstructured":"Koorapaty, A.: Modular, Fabric-specific Synthesis and Novel Logic Block Architectures for Regular Fabrics, Ph.D. Thesis, Center for Silicon System Implementation, Carnegie Mellon University (2003)","DOI":"10.1007\/3-540-46117-5_15"},{"key":"42_CR10","doi-asserted-by":"crossref","unstructured":"Pileggi, L., Schmit, H., Strojwas, A.J., Gopalakrishnan, P., Kheterpal, V., Koorapaty, A., Patel, C., Rovner, V., Tong, K.Y.: Exploring Regular Fabrics to Optimize the Performance-Cost Tradeoff. In: Proceedings of Design Automation Conference (June 2003)","DOI":"10.1145\/775832.776031"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45234-8_42","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T14:56:18Z","timestamp":1740840978000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45234-8_42"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540408222","9783540452348"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45234-8_42","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2003]]},"assertion":[{"value":"30 September 2003","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}