{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T20:02:28Z","timestamp":1743019348740,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540408222"},{"type":"electronic","value":"9783540452348"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45234-8_53","type":"book-chapter","created":{"date-parts":[[2011,1,8]],"date-time":"2011-01-08T06:12:05Z","timestamp":1294467125000},"page":"543-552","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["An FPGA System for the High Speed Extraction, Normalization and Classification of Moment Descriptors"],"prefix":"10.1007","author":[{"given":"Stavros","family":"Paschalakis","sequence":"first","affiliation":[]},{"given":"Peter","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Miroslaw","family":"Bober","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,9,30]]},"reference":[{"key":"53_CR1","unstructured":"Rahman, A.F.R.: Study of Multiple Expert Decision Combination Strategies for Handwritten and Printed Character Recognition, Ph.D. Thesis, Electronic Engineering Laboratory, University of Kent at Canterbury, UK (1997)"},{"key":"53_CR2","unstructured":"Paschalakis, S.: Moment Methods and Hardware Architectures for High Speed Binary, Greyscale and Colour Pattern Recognition, Ph.D. Thesis, Department of Electronics, University of Kent at Canterbury, UK (2001)"},{"key":"53_CR3","first-page":"231","volume-title":"Introduction to MPEG-7","author":"M. Bober","year":"2002","unstructured":"Bober, M., Preteux, F., Kim, W.Y.: Shape Descriptors. In: Manjunath, B.S., Salembier, P., Sikora, T. (eds.) Introduction to MPEG-7, pp. 231\u2013260. John Wiley & Sons, Chichester (2002)"},{"issue":"4","key":"53_CR4","doi-asserted-by":"publisher","first-page":"496","DOI":"10.1109\/34.3913","volume":"10","author":"C.H. Teh","year":"1988","unstructured":"Teh, C.H., Chin, R.T.: On Image Analysis by the Method of Moments. IEEE Transactions on Pattern Analysis and Machine Intelligence\u00a010(4), 496\u2013513 (1988)","journal-title":"IEEE Transactions on Pattern Analysis and Machine Intelligence"},{"key":"53_CR5","doi-asserted-by":"crossref","unstructured":"Hatamian, M.: A Real-Time Two-Dimensional Moment Generating Algorithm and Its Single Chip Implementation. IEEE Transactions on Acoustics, Speech, and Signal Processing ASSP-34(3), 546\u2013553 (1986)","DOI":"10.1109\/TASSP.1986.1164853"},{"key":"53_CR6","unstructured":"VirtexTM 2.5V Field Programmable Gate Arrays, XILINX \u00ae Corporation (2000)"},{"key":"53_CR7","doi-asserted-by":"crossref","unstructured":"Ligon, W.B., McMillan, S., Monn, G., Schoonover, K., Stivers, F., Underwood, K.D.: A Re-Evaluation of the Practicality of Floating Point Operations on FPGAs. In: Proc. IEEE Symposium on FPGAs for Custom Computing Machines, pp. 206\u2013215 (1998)","DOI":"10.1109\/FPGA.1998.707898"},{"key":"53_CR8","doi-asserted-by":"crossref","unstructured":"Louca, L., Cook, T.A., Johnson, W.H.: Implementation of IEEE Single Precision Floating Point Addition and Multiplication on FPGAs. In: Proc. IEEE Symposium on FPGAs for Custom Computing Machines, pp. 107\u2013116 (1996)","DOI":"10.1109\/FPGA.1996.564761"},{"key":"53_CR9","unstructured":"Li, Y., Chu, W.: Implementation of Single Precision Floating Point Square Root on FPGAs. In: Proc. 5th IEEE Symposium on Field Programmable Custom Computing Machines, pp. 226\u2013232 (1997)"},{"key":"53_CR10","doi-asserted-by":"crossref","unstructured":"Tangtrakul, A., Yeung, B., Cook, T.A.: Signed-Digit On-Line Floating-Point Arithmetic for FPGAs. In: Proc. High-Speed Computing, Digital Signal Processing, and Filtering Using Reconfigurable Logic, pp. 2\u201313 (1996)","DOI":"10.1117\/12.255805"},{"key":"53_CR11","doi-asserted-by":"crossref","unstructured":"Shirazi, N., Walters, A., Athanas, P.: Quantitative Analysis of Floating Point Arithmetic on FPGA Based Custom Computing Machines. In: Proc. IEEE Symposium on FPGAs for Custom Computing Machines, pp.155\u2013162 (1995)","DOI":"10.1109\/FPGA.1995.477421"},{"key":"53_CR12","volume-title":"IEEE Standard for Binary Floating-Point Arithmetic","author":"ANSI\/IEEE Std 754-1985","year":"1985","unstructured":"ANSI\/IEEE Std 754-1985: IEEE Standard for Binary Floating-Point Arithmetic. IEEE, Los Alamitos (1985)"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45234-8_53","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T14:55:12Z","timestamp":1740840912000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45234-8_53"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540408222","9783540452348"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45234-8_53","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]},"assertion":[{"value":"30 September 2003","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}