{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T23:11:00Z","timestamp":1743117060784,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540408222"},{"type":"electronic","value":"9783540452348"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45234-8_56","type":"book-chapter","created":{"date-parts":[[2011,1,8]],"date-time":"2011-01-08T06:12:05Z","timestamp":1294467125000},"page":"575-584","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":28,"title":["Heuristics for Online Scheduling Real-Time Tasks to Partially Reconfigurable Devices"],"prefix":"10.1007","author":[{"given":"Christoph","family":"Steiger","sequence":"first","affiliation":[]},{"given":"Herbert","family":"Walder","sequence":"additional","affiliation":[]},{"given":"Marco","family":"Platzner","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,9,30]]},"reference":[{"key":"56_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"327","DOI":"10.1007\/3-540-61730-2_35","volume-title":"Field-Programmable Logic, Smart Applications, New Paradigms and Compilers","author":"G. Brebner","year":"1996","unstructured":"Brebner, G.: A Virtual Hardware Operating System for the Xilinx XC6200. In: Glesner, M., Hartenstein, R.W. (eds.) FPL 1996. LNCS, vol.\u00a01142, pp. 327\u2013336. Springer, Heidelberg (1996)"},{"key":"56_CR2","unstructured":"Walder, H., Platzner, M.: Reconfigurable Hardware Operating Systems: From Concepts to Realizations. In: Int\u2019l Conf. on Engineering of Reconfigurable Systems and Architectures (ERSA) (2003)"},{"key":"56_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"182","DOI":"10.1007\/3-540-44687-7_19","volume-title":"Field-Programmable Logic and Applications","author":"G. Brebner","year":"2001","unstructured":"Brebner, G., Diessel, O.: Chip-Based Reconfigurable Task Management. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol.\u00a02147, pp. 182\u2013191. Springer, Heidelberg (2001)"},{"key":"56_CR4","doi-asserted-by":"crossref","unstructured":"Diessel, O., ElGindy, H., Middendorf, M., Schmeck, H., Schmidt, B.: Dynamic scheduling of tasks on partially reconfigurable FPGAs, vol.\u00a0147(3), pp. 181\u2013188 (2000)","DOI":"10.1049\/ip-cdt:20000485"},{"key":"56_CR5","doi-asserted-by":"crossref","unstructured":"Bazargan, K., Kastner, R., Sarrafzadeh, M.: Fast Template Placement for Reconfigurable Computing Systems, vol. 17(1), pp. 68\u201383 (2000)","DOI":"10.1109\/54.825678"},{"key":"56_CR6","doi-asserted-by":"crossref","unstructured":"Fekete, S., K\u00f6hler, E., Teich, J.: Optimal FPGA Module Placement with Temporal Precedence Constraints. In: Design Automation and Test in Europe (DATE), pp. 658\u2013665 (2001)","DOI":"10.1109\/DATE.2001.915093"},{"key":"56_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"795","DOI":"10.1007\/3-540-46117-5_82","volume-title":"Field-Programmable Logic and Applications. Reconfigurable Computing Is Going Mainstream","author":"T. Marescaux","year":"2002","unstructured":"Marescaux, T., Bartic, A.: Interconnection Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol.\u00a02438, pp. 795\u2013805. Springer, Heidelberg (2002)"},{"key":"56_CR8","volume-title":"Hard Real-time Computing Systems: Predictable Scheduling Algorithms and Applications","author":"G.C. Buttazzo","year":"2000","unstructured":"Buttazzo, G.C.: Hard Real-time Computing Systems: Predictable Scheduling Algorithms and Applications. Kluwer, Dordrecht (2000)"},{"key":"56_CR9","doi-asserted-by":"crossref","unstructured":"Baker, B.S., Coffman, E.G., Rivest, R.L.: Orthogonal packings in two dimensions. SIAM Journal on Computing\u00a0(9), 846\u2013855 (1980)","DOI":"10.1137\/0209064"},{"key":"56_CR10","unstructured":"Walder, H., Steiger, C., Platzner, M.: Fast Online Task Placement on FPGAs: Free Space Partitioning and 2D-Hashing. In: Reconfigurable Architectures Workshop (RAW) (2003)"},{"key":"56_CR11","unstructured":"Lim, D., Peattie, M.: Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations. XAPP 290, Xilinx (2002)"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45234-8_56","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T14:55:49Z","timestamp":1740840949000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45234-8_56"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540408222","9783540452348"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45234-8_56","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]},"assertion":[{"value":"30 September 2003","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}