{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:50:37Z","timestamp":1759146637957,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540408222"},{"type":"electronic","value":"9783540452348"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45234-8_58","type":"book-chapter","created":{"date-parts":[[2011,1,8]],"date-time":"2011-01-08T06:12:05Z","timestamp":1294467125000},"page":"595-605","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":33,"title":["Networks on Chip as Hardware Components of an OS for Reconfigurable Systems"],"prefix":"10.1007","author":[{"given":"T.","family":"Marescaux","sequence":"first","affiliation":[]},{"given":"J-Y.","family":"Mignolet","sequence":"additional","affiliation":[]},{"given":"A.","family":"Bartic","sequence":"additional","affiliation":[]},{"given":"W.","family":"Moffat","sequence":"additional","affiliation":[]},{"given":"D.","family":"Verkest","sequence":"additional","affiliation":[]},{"given":"S.","family":"Vernalde","sequence":"additional","affiliation":[]},{"given":"R.","family":"Lauwereins","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,9,30]]},"reference":[{"key":"58_CR1","unstructured":"Nollet, V., Coene, P., Verkest, D., Vernalde, S., Lauwereins, R.: Designing an Operating System for a Heterogeneous Reconfigurable SoC. In: Proc. RAW 2003 workshop, Nice (April 2003)"},{"key":"58_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"795","DOI":"10.1007\/3-540-46117-5_82","volume-title":"Field-Programmable Logic and Applications. Reconfigurable Computing Is Going Mainstream","author":"T. Marescaux","year":"2002","unstructured":"Marescaux, T., Bartic, A., Verkest, D., Vernalde, S., Lauwereins, R.: Interconnection Networks Enable Fine-Grain Dynamic Multi-Tasking on FPGAs. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol.\u00a02438, pp. 795\u2013805. Springer, Heidelberg (2002)"},{"key":"58_CR3","doi-asserted-by":"crossref","unstructured":"Mignolet, J.-Y., Nollet, V., Coene, P., Verkest, D., Vernalde, S., Lauwereins, R.: Infrastructure for Design and Management of Relocatable Tasks in a Heterogeneous Reconfigurable System-on-Chip. In: Proc. DATE 2003, Munich, March 2003, pp. 986\u2013992 (2003)","DOI":"10.1109\/DATE.2003.1253733"},{"key":"58_CR4","doi-asserted-by":"crossref","unstructured":"Blodget, B., McMillan, S., Lysaght, P.: A Lightweight Approach for Embedded Reconfiguration of FPGAs. In: Proc. DATE 2003, Munich, March 2003, pp. 399\u2013400 (2003)","DOI":"10.1109\/DATE.2003.1253642"},{"key":"58_CR5","doi-asserted-by":"crossref","unstructured":"Rijpkema, E., et al.: Trade Offs in the Design of a Router with both Guaranteed and Best-Effort Services for Networks On Chip. In: Proc. DATE 2003, Munich, March 2003, pp. 350\u2013355 (2003)","DOI":"10.1109\/DATE.2003.1253633"},{"key":"58_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"121","DOI":"10.1007\/3-540-44614-1_13","volume-title":"Field-Programmable Logic and Applications. The Roadmap to Reconfigurable Computing","author":"H. Simmler","year":"2000","unstructured":"Simmler, H., Levinson, L., M\u00e4nner, R.: Multitasking on FPGA Coprocessors. In: Gr\u00fcnbacher, H., Hartenstein, R.W. (eds.) FPL 2000. LNCS, vol.\u00a01896, pp. 121\u2013130. Springer, Heidelberg (2000)"},{"key":"58_CR7","doi-asserted-by":"crossref","unstructured":"Dally, W.J., Towles, B.: Route Packets, Not Wires: On-Chip Interconnection Networks. In: Proc. 38th Design Automation Conference (June 2001)","DOI":"10.1145\/378239.379048"},{"key":"58_CR8","unstructured":"http:\/\/www.imec.be\/ocapi"},{"key":"58_CR9","unstructured":"http:\/\/www.imec.be\/reconfigurable"},{"key":"58_CR10","unstructured":"Duato, J., Yalamanchili, S., Ni, L.: Interconnection Networks. An Engineering Approach (September 1997) ISBN 0-8186-7800-3"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45234-8_58","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T14:55:37Z","timestamp":1740840937000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45234-8_58"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540408222","9783540452348"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45234-8_58","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]},"assertion":[{"value":"30 September 2003","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}