{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T02:34:30Z","timestamp":1743042870297,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540408222"},{"type":"electronic","value":"9783540452348"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45234-8_59","type":"book-chapter","created":{"date-parts":[[2011,1,8]],"date-time":"2011-01-08T01:12:05Z","timestamp":1294449125000},"page":"606-615","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":21,"title":["A Reconfigurable Platform for Real-Time Embedded Video Image Processing"],"prefix":"10.1007","author":[{"given":"N. P.","family":"Sedcole","sequence":"first","affiliation":[]},{"given":"P. Y. K.","family":"Cheung","sequence":"additional","affiliation":[]},{"given":"G. A.","family":"Constantinides","sequence":"additional","affiliation":[]},{"given":"W.","family":"Luk","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,9,30]]},"reference":[{"key":"59_CR1","doi-asserted-by":"publisher","first-page":"50","DOI":"10.1109\/2.839321","volume":"33","author":"S.D. Haynes","year":"2000","unstructured":"Haynes, S.D., Stone, J., Cheung, P.Y.K., Luk, W.: Video image processing with the Sonic architecture. IEEE Computer\u00a033, 50\u201357 (2000)","journal-title":"IEEE Computer"},{"key":"59_CR2","doi-asserted-by":"crossref","unstructured":"Soudris, D., Zervas, N.D., Argyriou, A., Dasygenis, M., Tatas, K., Goutis, C., Thanailakis, A.: Data-reuse and parallel embedded architectures for low-power, real-time multimedia applications. In: International Workshop - Power and Timing Modeling, Optimization and Simulation (2000)","DOI":"10.1007\/3-540-45373-3_26"},{"key":"59_CR3","unstructured":"Arnold, J.M., Buell, D.A., Hoang, D.T., Pryor, D.V., Shirazi, N., Thistle, M.R.: The Splash 2 processor and applications. In: IEEE International Conference on Computer Design: VLSI in Computers and Processors (1993)"},{"key":"59_CR4","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1109\/92.486081","volume":"4","author":"J.E. Vuillemin","year":"1996","unstructured":"Vuillemin, J.E., Bertin, P., Roncin, D., Shand, M., Touati, H.H., Boucard, P.: Programmable active memories: Reconfigurable systems come of age. IEEE Transactions on VLSI Systems\u00a04, 56\u201369 (1996)","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"59_CR5","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1109\/2.347995","volume":"28","author":"P.M. Athanas","year":"1995","unstructured":"Athanas, P.M., Abbott, A.L.: Real-time image processing on a custom computing platform. IEEE Computer\u00a028, 16\u201324 (1995)","journal-title":"IEEE Computer"},{"key":"59_CR6","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1109\/2.839323","volume":"33","author":"T.J. Callahan","year":"2000","unstructured":"Callahan, T.J., Hauser, J.R., Wawrzynek, J.: The Garp architecture and C compiler. IEEE Computer\u00a033, 62\u201369 (2000)","journal-title":"IEEE Computer"},{"key":"59_CR7","doi-asserted-by":"crossref","unstructured":"Ebeling, C., Cronquist, D.C., Franklin, P.: RaPiD \u2013 Reconfigurable Pipelined Datapath. In: Field\u2013Programmable Logic and Applications (1996)","DOI":"10.1007\/3-540-61730-2_13"},{"key":"59_CR8","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.839324","volume":"33","author":"S.C. Goldstein","year":"2000","unstructured":"Goldstein, S.C., Schmit, H., Budiu, M., Cadambi, S., Moe, M., Taylor, R.R.: PipeRench: A reconfigurable architecture and compiler. IEEE Computer\u00a033, 70\u201377 (2000)","journal-title":"IEEE Computer"},{"key":"59_CR9","doi-asserted-by":"publisher","first-page":"86","DOI":"10.1109\/2.612254","volume":"30","author":"E. Waingold","year":"1997","unstructured":"Waingold, E., Taylor, M., Srikrishna, D., Sarkar, V., Lee, W., Lee, V., Kim, J., Frank, M., Finch, P., Barua, R., Babb, J., Amarasinghe, S., Agarwal, A.: Baring it all to software: RAW machines. IEEE Computer\u00a030, 86\u201393 (1997)","journal-title":"IEEE Computer"},{"key":"59_CR10","unstructured":"Wirthlin, M.J., Hutchings, B.L.: A dynamic instruction set computer. In: IEEE Symposium on FPGAs for Custom Computing Machines (1995)"},{"key":"59_CR11","doi-asserted-by":"crossref","unstructured":"Horta, E.L., Lockwood, J.W., Taylor, D.E., Parlour, D.: Dynamic hardware plugins in an FPGA with partial run-time reconfiguration. In: Design Automation Conference (2002)","DOI":"10.1145\/513918.514007"},{"key":"59_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"292","DOI":"10.1007\/3-540-46117-5_31","volume-title":"Field-Programmable Logic and Applications. Reconfigurable Computing Is Going Mainstream","author":"M. Dyer","year":"2002","unstructured":"Dyer, M., Plessl, C., Platzner, M.: Partially reconfigurable cores for Xilinx Virtex. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol.\u00a02438, p. 292. Springer, Heidelberg (2002)"},{"key":"59_CR13","unstructured":"Kalte, H., Langen, D., Vonnahme, E., Brinkmann, A., R\u00fcckert, U.: Dynamically reconfigurable system-on-programmable-chip. In: Euromicro Workshop on Parallel, Distributed and Network-based Processing (2002)"},{"key":"59_CR14","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L. Benini","year":"2002","unstructured":"Benini, L., De Micheli, G.: Networks on chips: A new SoC paradigm. IEEE Computer\u00a035, 70\u201378 (2002)","journal-title":"IEEE Computer"},{"key":"59_CR15","doi-asserted-by":"crossref","unstructured":"Dally, W.J., Towles, B.: Route packets, not wires: On-chip interconnection networks. In: Design Automation Conference (2001)","DOI":"10.1145\/378239.379048"},{"key":"59_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"482","DOI":"10.1007\/3-540-46117-5_51","volume-title":"Field-Programmable Logic and Applications. Reconfigurable Computing Is Going Mainstream","author":"S.D. Haynes","year":"2002","unstructured":"Haynes, S.D., Epsom, H.G., Cooper, R.J., McAlpine, P.L.: UltraSONIC: a reconfigurable architecture for video image processing. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol.\u00a02438, p. 482. Springer, Heidelberg (2002)"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45234-8_59","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,1,16]],"date-time":"2020-01-16T16:05:06Z","timestamp":1579190706000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45234-8_59"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540408222","9783540452348"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45234-8_59","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]},"assertion":[{"value":"30 September 2003","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}