{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:47:59Z","timestamp":1759146479612,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540408222"},{"type":"electronic","value":"9783540452348"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45234-8_64","type":"book-chapter","created":{"date-parts":[[2011,1,8]],"date-time":"2011-01-08T01:12:05Z","timestamp":1294449125000},"page":"661-669","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Variable Precision Multipliers for FPGA-Based Reconfigurable Computing Systems"],"prefix":"10.1007","author":[{"given":"Pasquale","family":"Corsonello","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefania","family":"Perri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maria Antonia","family":"Iachino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giuseppe","family":"Cocorullo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2003,9,30]]},"reference":[{"issue":"7","key":"64_CR1","doi-asserted-by":"publisher","first-page":"1201","DOI":"10.1109\/JPROC.2002.801446","volume":"90","author":"K. Bondalapati","year":"2002","unstructured":"Bondalapati, K., Prosanna, V.K.: Reconfigurable Computing Systems. Proceedings of IEEE\u00a090(7), 1201\u20131217 (2002)","journal-title":"Proceedings of IEEE"},{"key":"64_CR2","unstructured":"Core embeds reconfigurable logic into SoCs, \n\nhttp:\/\/www.electronicstalk.com\/news\/lsi\/lsi102.html"},{"key":"64_CR3","unstructured":"Davis, S., Reynolds, C., Zuchowski, P.: IBM licenses embedded FPGA cores from Xilinx for use in SoC ASICs, \n\nhttp:\/\/www.xilinx.com\/publications\/whitepapers\/wp164.pdf"},{"key":"64_CR4","unstructured":"XC6200 Field Programmable Gate Arrays (1996)"},{"key":"64_CR5","unstructured":"Virtex Series FPGAs, \n\nhttp:\/\/www.xilinx.com"},{"issue":"2","key":"64_CR6","doi-asserted-by":"publisher","first-page":"247","DOI":"10.1109\/92.678880","volume":"6","author":"M.J. Wirthlin","year":"1998","unstructured":"Wirthlin, M.J., Hutchings, B.L.: Improving Functional Density Using Run-Time Circuit Reconfiguration. IEEE Transactions on VLSI Systems\u00a06(2), 247\u2013256 (1998)","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"64_CR7","unstructured":"Chameleon System, \n\nhttp:\/\/www.chameleonsystems.com"},{"issue":"1","key":"64_CR8","doi-asserted-by":"publisher","first-page":"210","DOI":"10.1109\/92.920836","volume":"9","author":"E. Cant\u00f2","year":"2001","unstructured":"Cant\u00f2, E., Moreno, J.M., Cabestany, J., Lacadena, I., Insenser, J.M.: A Temporal Bipartitioning Algorithm for Dynamically Reconfigurable FPGAs. IEEE Transactions of VLSI systems\u00a09(1), 210\u2013218 (2001)","journal-title":"IEEE Transactions of VLSI systems"},{"key":"64_CR9","doi-asserted-by":"crossref","unstructured":"Peleg, A., Weiser, U.: MMX Technology. IEEE Micro, 42\u201350 (August 1996)","DOI":"10.1109\/40.526924"},{"key":"64_CR10","doi-asserted-by":"crossref","unstructured":"Lee, R.B.: Subword Parallelism with MAX-2. IEEE Micro, 51\u201359 (August 1996)","DOI":"10.1109\/40.526925"},{"key":"64_CR11","doi-asserted-by":"publisher","first-page":"261","DOI":"10.1007\/978-1-4757-3415-7_8","volume-title":"Layout Optimizations in VLSI Design","author":"V. Kantabutra","year":"2001","unstructured":"Kantabutra, V., Perri, S., Corsonello, P.: Tradeoffs in Digital Binary Adders. In: Layout Optimizations in VLSI Design, pp. 261\u2013288. Kluwer Academic Publisher, Dordrecht (2001)"},{"key":"64_CR12","unstructured":"Farooqui, A., Oklobdzija, V.G.: A Programmable Data-Path for MPEG-4 and Natural Hybrid Video Coding. In: Proceedings of 34th Annual Asilomar Conference on signals, Systems and Computers, Pacific Grove, California, October 29 - November 1 (2000)"},{"key":"64_CR13","unstructured":"Margala, M., Xu, J.X., Wang, H.: Design Verification and DFT for an Embedded Reconfigurable Low-Power Multiplier in System-on-Chip Applications. In: Proceedings of 14th IEEE ASIC, Arlington (September 2001)"},{"key":"64_CR14","doi-asserted-by":"crossref","unstructured":"Kim, S., Papaefthymiou, M.C.: Reconfigurable Low Energy Multiplier for Multimedia System Design. In: Proceedings of 2000 IEEE Computer Society Annual Workshop on VLSI (April 2000)","DOI":"10.21236\/ADA393140"},{"key":"64_CR15","volume-title":"Computer Arithmetic, Principles, Architecture, and Design","author":"K. Hwang","year":"1979","unstructured":"Hwang, K.: Computer Arithmetic, Principles, Architecture, and Design. Wiley, Chichester (1979)"},{"key":"64_CR16","doi-asserted-by":"crossref","unstructured":"Fritts, J., Wolf, W., Liu, B.: Understanding multimedia application characteristics for designing programmable media processors. In: SPIE Photonics West, Media Processors 1999, San Jose, CA, January 1999, pp. 2\u201313 (1999)","DOI":"10.1117\/12.334763"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45234-8_64","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,1,16]],"date-time":"2020-01-16T16:05:28Z","timestamp":1579190728000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45234-8_64"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540408222","9783540452348"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45234-8_64","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]},"assertion":[{"value":"30 September 2003","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}