{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T14:12:56Z","timestamp":1742998376960,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540408222"},{"type":"electronic","value":"9783540452348"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45234-8_70","type":"book-chapter","created":{"date-parts":[[2011,1,8]],"date-time":"2011-01-08T06:12:05Z","timestamp":1294467125000},"page":"722-732","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Novel Approach for Architectural Models Characterization. An Example through the Systolic Ring"],"prefix":"10.1007","author":[{"given":"P.","family":"Benoit","sequence":"first","affiliation":[]},{"given":"G.","family":"Sassatelli","sequence":"additional","affiliation":[]},{"given":"L.","family":"Torres","sequence":"additional","affiliation":[]},{"given":"M.","family":"Robert","sequence":"additional","affiliation":[]},{"given":"G.","family":"Cambon","sequence":"additional","affiliation":[]},{"given":"D.","family":"Demigny","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,9,30]]},"reference":[{"key":"70_CR1","doi-asserted-by":"crossref","unstructured":"Mangione-Smith, W.H., et al.: Seeking Solutions in Configurable Computing. IEEE Computer, 38\u201343 (December 1997)","DOI":"10.1109\/2.642810"},{"key":"70_CR2","series-title":"Lecture Notes in Computer Science","volume-title":"The Roadmap to Reconfigurable Computing","year":"2000","unstructured":"Gr\u00fcnbacher, H., Hartenstein, R.W.: The Roadmap to Reconfigurable Computing. FPL 2000. LNCS, vol.\u00a01896. Springer, Heidelberg (2000)"},{"key":"70_CR3","doi-asserted-by":"crossref","unstructured":"DeHon, A.: Comparing Computing Machines. In: Configurable Computing: Technology and Applications. In: Proc. SPIE, November 2-3, vol.\u00a03526 (1998)","DOI":"10.1117\/12.327025"},{"key":"70_CR4","doi-asserted-by":"crossref","unstructured":"Sassatelli, G., et al.: Highly Scalable Dynamically Reconfigurable Systolic Ring-Architecture for DSP applications. In: IEEE Design Automation and Test in Europe (DATE 2002), Paris, France, March 2002, pp. 553\u2013557 (2002)","DOI":"10.1109\/DATE.2002.998355"},{"key":"70_CR5","unstructured":"Sassatelli, G.: Architectures reconfigurables dynamiquement pour les syst\u00e8mes sur puce., Ph.D. thesis, Universit\u00e9 Montpellier II, France (April 2002)"},{"key":"70_CR6","unstructured":"Demigny, D., et al.: La r\u00e9manence des architectures reconfigurables, un crit\u00e8re significatif des architectures. In: Proc. of JFAAA, Monastir, Tunisie, December 2002, pp. 49\u201352 (2002)"},{"key":"70_CR7","unstructured":"Xilinx, the Programmable Logic Data Book (2000)"},{"issue":"10","key":"70_CR8","first-page":"1087","volume":"18","author":"D. Demigny","year":"1999","unstructured":"Demigny, D., et al.: Architecture \u00e0 reconfiguration dynamique pour le traitement temps r\u00e9el des images. Techniques et Science de l\u2019Information Num\u00e9ro Sp\u00e9cial Architectures Reconfigurables\u00a018(10), 1087\u20131112 (1999)","journal-title":"Techniques et Science de l\u2019Information Num\u00e9ro Sp\u00e9cial Architectures Reconfigurables"},{"key":"70_CR9","doi-asserted-by":"crossref","unstructured":"David, R., et al.: DART: A Dynamically Reconfigurable Architecture dealing with Next Generation Telecommunications Constraints. In: 9th IEEE Reconfigurable Architecture Workshop RAW (April 2002)","DOI":"10.1109\/IPDPS.2002.1016554"},{"key":"70_CR10","unstructured":"Singh, H., et al.: MorphoSys: An Integrated Re-configurable Architecture. In: Proc. of the NATO RTO Symposium on System Concepts and Integration, Monterey, USA, avril (1998)"},{"key":"70_CR11","unstructured":"TMS320C62X Image\/Video Processing library Programmer\u2019s Reference (March 2000), http:\/\/www.ti.com"},{"key":"70_CR12","doi-asserted-by":"publisher","first-page":"247","DOI":"10.1109\/92.678880","volume":"6","author":"M.J. Wirthlin","year":"1998","unstructured":"Wirthlin, M.J., Hutchings, B.L.: Improving Functional Density Using Run-Time Circuit Reconfiguration. IEEE Transactions On Very Large Scale Integration (VLSI) Systems\u00a06, 247\u2013256 (1998)","journal-title":"IEEE Transactions On Very Large Scale Integration (VLSI) Systems"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45234-8_70","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T14:56:36Z","timestamp":1740840996000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45234-8_70"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540408222","9783540452348"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45234-8_70","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]},"assertion":[{"value":"30 September 2003","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}