{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T00:11:39Z","timestamp":1743034299812,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540408222"},{"type":"electronic","value":"9783540452348"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45234-8_79","type":"book-chapter","created":{"date-parts":[[2011,1,8]],"date-time":"2011-01-08T01:12:05Z","timestamp":1294449125000},"page":"818-827","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["A Modular Reconfigurable Architecture for Efficient Fault Simulation in Digital Circuits"],"prefix":"10.1007","author":[{"given":"J. Soares","family":"Augusto","sequence":"first","affiliation":[]},{"given":"C. Beltr\u00e1n","family":"Almeida","sequence":"additional","affiliation":[]},{"given":"H. C. Campos","family":"Neto","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,9,30]]},"reference":[{"key":"79_CR1","volume-title":"Digital Systems Testing and Testable Design","author":"M. Abramovici","year":"1990","unstructured":"Abramovici, M., Breuer, M., Friedman, A.: Digital Systems Testing and Testable Design. IEEE Computer Society Press, Los Alamitos (1990)"},{"key":"79_CR2","doi-asserted-by":"publisher","DOI":"10.7551\/mitpress\/4317.001.0001","volume-title":"Logic Testing and Design for Testability","author":"H. Fujiwara","year":"1985","unstructured":"Fujiwara, H.: Logic Testing and Design for Testability. MIT Press, Cambridge (1985)"},{"key":"79_CR3","doi-asserted-by":"crossref","unstructured":"Abramovici, M., Levendel, Y., Menon, P.: A logic simulation machine. In: Proc. 19th Design Automation Conference, pp. 65\u201373 (1982)","DOI":"10.1109\/DAC.1982.1585482"},{"key":"79_CR4","doi-asserted-by":"crossref","unstructured":"Pfister, G.: The Yorktown Simulation Engine. In: Proc. 19th Design Automation Conference, pp. 51\u201354 (1982)","DOI":"10.1109\/DAC.1982.1585479"},{"key":"79_CR5","unstructured":"Abramovici, M., Menon, P.: Fault simulation on reconfigurable hardware. In: 5th IEEE Symposium on FPGA-Based Custom Computing Machines (FCCM 1997) (1997)"},{"key":"79_CR6","doi-asserted-by":"crossref","unstructured":"Abramovici, M., Saab, D.G.: Satisfiability on Reconfigurable Hardware. In: 7th Int. Workshop on Field Programmable Logic and Applications (1997)","DOI":"10.1007\/3-540-63465-7_250"},{"key":"79_CR7","unstructured":"Suyama, T., Yokoo, M., Sawada, H.: Solving Satisfiability Problems Using Logic Synthesis and Reconfigurable Hardware. In: 31st Hawaii Intl. Conf. on Sys. Sciences (1998)"},{"key":"79_CR8","unstructured":"Zhong, P., Martonosi, M., Ashar, P., Malik, S.: Accelerating Boolean Satisfiability with Configurable Hardware. In: Proc. IEEE Symp. on Field-Programmable Custom Computing Machines (April 1998)"},{"key":"79_CR9","doi-asserted-by":"crossref","unstructured":"Abramovici, M., de Sousa, J., Saab, D.: A Massively-Parallel Easily-Scalable Satisfiability Solver Using Reconfigurable Hardware. In: Design Automation Conference (DAC 1999), New Orleans, USA (1999)","DOI":"10.1145\/309847.310028"},{"key":"79_CR10","doi-asserted-by":"crossref","unstructured":"Kocan, F., Saab, D.G.: Concurrent D-Algorithm on Reconfigurable Hardware. In: Int. Conference on Computer Aided Design (ICCAD 1999) (1999)","DOI":"10.1145\/309847.310029"},{"key":"79_CR11","unstructured":"Plessl, C., Platzner, M.: Instance-Specific Accelerators for Minimum Covering. In: 1st Intl. Conf. on Eng. of Reconf. Systems and Algorithms, Las Vegas, USA (2001)"},{"issue":"10","key":"79_CR12","doi-asserted-by":"publisher","first-page":"1487","DOI":"10.1109\/43.790625","volume":"18","author":"K.-T. Cheng","year":"1999","unstructured":"Cheng, K.-T., Huang, S.-H., Dai, W.-J.: Fault Emulation: a New Methodology for Fault Grading. IEEE Trans. CAD\u00a018(10), 1487\u20131495 (1999)","journal-title":"IEEE Trans. CAD"},{"key":"79_CR13","unstructured":"Parreira, A., Teixeira, J., Santos, M.: A Novel Approach to FPGA-Based Hardware Fault Modeling and Simulation. In: IEEE Int. Workshop on Design and Diag. of Elect. Circ. and Systems, Poland (April 2003)"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45234-8_79","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,1,16]],"date-time":"2020-01-16T16:06:02Z","timestamp":1579190762000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45234-8_79"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540408222","9783540452348"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45234-8_79","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]},"assertion":[{"value":"30 September 2003","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}