{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T17:59:03Z","timestamp":1743098343862,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540408222"},{"type":"electronic","value":"9783540452348"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45234-8_81","type":"book-chapter","created":{"date-parts":[[2011,1,8]],"date-time":"2011-01-08T06:12:05Z","timestamp":1294467125000},"page":"839-848","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["Fault Simulation Using Partially Reconfigurable Hardware"],"prefix":"10.1007","author":[{"given":"A.","family":"Parreira","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J. P.","family":"Teixeira","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Pantelimon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. B.","family":"Santos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J. T.","family":"de Sousa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2003,9,30]]},"reference":[{"key":"81_CR1","volume-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits","author":"M.L. Bushnel","year":"2000","unstructured":"Bushnel, M.L., Agrawal, V.D.: Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits. Kluwer Academic Pubs., Dordrecht (2000)"},{"key":"81_CR2","doi-asserted-by":"crossref","unstructured":"Niermann, T.M., Cheng, W.T., Patel, J.H.: PROFS: A fast, memory-efficient sequential circuit fault simulator. IEEE Trans. Computer-Aided Design, 198\u2013207 (1992)","DOI":"10.1109\/43.124398"},{"key":"81_CR3","unstructured":"Rudnick, E.M., Patel, J.H.: Overcoming the Serial Logic Simulation Bottleneck in Parallel Fault Simulation. In: Proc. of the IEEE International Test Conference (ITC), pp. 495-501 (1997)"},{"key":"81_CR4","doi-asserted-by":"crossref","unstructured":"Gon\u00e7alves, F.M., Santos, M.B., Teixeira, I.C., Teixeira, J.P.: Design and Test of Certifiable ASICs for Safety-critical Gas Burners Control. In: Proc. of the 7th. IEEE Int. On- Line Testing Workshop (IOLTW), July 2001, pp. 197\u2013201 (2001)","DOI":"10.1109\/OLT.2001.937842"},{"key":"81_CR5","doi-asserted-by":"crossref","unstructured":"Wieler, R.W., Zhang, Z., McLeod, R.D.: Simulating static and dynamic faults in BIST structures with a FPGA based emulator. In: Proc. of IEEE Int. Workshop of Field- Programmable Logic and Application, pp. 240-250 (1994)","DOI":"10.1007\/3-540-58419-6_94"},{"issue":"10","key":"81_CR6","doi-asserted-by":"publisher","first-page":"1487","DOI":"10.1109\/43.790625","volume":"18","author":"K. Cheng","year":"1999","unstructured":"Cheng, K., Huang, S., Dai, W.: Fault Emulation: A New Methodology for Fault Grading. IEEE Trans. On Computer-Aided Design of Integrated Circuits and Systems\u00a018(10), 1487\u20131495 (1999)","journal-title":"IEEE Trans. On Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"8","key":"81_CR7","doi-asserted-by":"publisher","first-page":"724","DOI":"10.1109\/43.712103","volume":"17","author":"S.-A. Hwang","year":"1998","unstructured":"Hwang, S.-A., Hong, J.-H., Wu, C.-W.: Sequential Circuit Fault Simulation Using Logic Emulation. IEEE Transations on Computer-Aided Design of Integrated Circuits and Systems\u00a017(8), 724\u2013736 (1998)","journal-title":"IEEE Transations on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"3","key":"81_CR8","doi-asserted-by":"publisher","first-page":"261","DOI":"10.1023\/A:1015079004512","volume":"18","author":"P. Civera","year":"2002","unstructured":"Civera, P., Macchiarulo, L., Rebaudengo, M., Reorda, M., Violante, M.: An FPGA-based approach for speeding-up Fault Injection campains on safety-critical circuits. IEEE Journal of Electronic Testing Theory and Applications\u00a018(3), 261\u2013271 (2002)","journal-title":"IEEE Journal of Electronic Testing Theory and Applications"},{"key":"81_CR9","unstructured":"Santos, M.B., Braga, J., Teixeira, I.M., Teixeira, J.P.: Dynamic Fault Injection Optimization for FPGA-Based Harware Fault Simulation. In: Proc. of the Design and Diagnostics of Electronic Circuits and Systems Workshop (DDECS), April 2002, pp. 370\u2013373 (2002)"},{"key":"81_CR10","doi-asserted-by":"crossref","unstructured":"Abramovici, M., Menon, P.: Fault Simulation on Reconfigurable Hardware. In: IEEE Symposium on FPGAs for Custom Computing Machines, pp. 182-190 (1997)","DOI":"10.1109\/FPGA.1997.624618"},{"key":"81_CR11","doi-asserted-by":"crossref","unstructured":"Abramovici, M., Menon, P.R., Miller, D.T.: Critical Path Tracing: An Alternative to Fault Simulation. In: IEEE Design Automation Conference, pp. 468 - 474 (1984)","DOI":"10.1109\/DAC.1983.1585651"},{"key":"81_CR12","doi-asserted-by":"crossref","unstructured":"Burgun, L., Reblewski, F., Fenelon, G., Barbier, J., Lepape, O.: Serial fault simulation. In: Proc. Design Auomation Conference, pp. 801-806 (1996)","DOI":"10.1145\/240518.240669"},{"key":"81_CR13","doi-asserted-by":"crossref","unstructured":"Antoni, L., Leveugle, R., Feh\u00e9r, B.: Using Run-Time Reconfiguration for Fault Injection in Hardware Prototypes. In: IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 405-413 (October 2000)","DOI":"10.1109\/DFTVS.2000.887181"},{"key":"81_CR14","doi-asserted-by":"crossref","unstructured":"Antoni, L., Leveugle, R., Feh\u00e9r, B.: Using Run-Time Reconfiguration for Fault Injection Applications. In: IEEE Instrumentation and Measurement Technology Conference, May 2001, vol.\u00a03, pp. 1773\u20131777 (2001)","DOI":"10.1109\/IMTC.2001.929505"},{"key":"81_CR15","doi-asserted-by":"crossref","unstructured":"Antoni, L., Leveugle, R., Feh\u00e9r, B.: Using Run-Time Reconfiguration for Fault Injection in Hardware Prototypes. In: IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 245\u2013253 (2002)","DOI":"10.1109\/DFTVS.2002.1173521"},{"key":"81_CR16","unstructured":"Guccione, S., Levi, D., Sundararajan, P.: Jbits: A Java-based Interface for Reconfigurable Computing. In: Proc. of the 2nd Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD), p. 27 (1999)"},{"key":"81_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"284","DOI":"10.1007\/3-540-63465-7_233","volume-title":"Field Programmable Logic and Applications","author":"E. Lechner","year":"1997","unstructured":"Lechner, E., Guccione, S.: The Java Environment for Reconfigurable Computing. In: Glesner, M., Luk, W. (eds.) FPL 1997. LNCS, vol.\u00a01304, pp. 284\u2013293. Springer, Heidelberg (1997)"},{"key":"81_CR18","doi-asserted-by":"crossref","unstructured":"Sundararajan, P., Guccione, S., Levi, D.: XHWIF: A portable hardware interface for reconfigurable computing. In: Proc. of Reconfigurable Technology: FPGAs and Reconfigurable Processors for Computing and Communications, SPIE 4525, August 2001, pp. 97\u2013102 (2001)","DOI":"10.1117\/12.434379"},{"key":"81_CR19","unstructured":"Brglez, F., Bryan, D., Kominski, K.: Combinational Profiles of Sequential Benchmark Circuits. In: Proc. Int. Symp. on Circuits and Systems (ISCAS), pp. 1229\u20131234 (1989)"},{"key":"81_CR20","unstructured":"Xilinx Inc., Virtex-E 1.8V Field Programmable Gate Arrays, Xilinx DS022 (2001)"},{"key":"81_CR21","unstructured":"Xilinx Inc., Virtex Series Configuration Architecture User Guide. Application Note: Virtex Series, XAPP151 (v1.5), September 27 (2000)"},{"issue":"11","key":"81_CR22","doi-asserted-by":"publisher","first-page":"1248","DOI":"10.1109\/12.544481","volume":"45","author":"H. Cha","year":"1996","unstructured":"Cha, H., Rudnick, E., Patel, J., Iyer, R., Shoi, G.: A Gate-Level Simulation Environment for Alpha-Particle-Induced Transient Faults. IEEE Transactions on Computers\u00a045(11), 1248\u20131256 (1996)","journal-title":"IEEE Transactions on Computers"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45234-8_81","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T14:56:07Z","timestamp":1740840967000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45234-8_81"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540408222","9783540452348"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45234-8_81","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]},"assertion":[{"value":"30 September 2003","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}