{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:35:27Z","timestamp":1761323727595,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540408222"},{"type":"electronic","value":"9783540452348"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45234-8_88","type":"book-chapter","created":{"date-parts":[[2011,1,8]],"date-time":"2011-01-08T06:12:05Z","timestamp":1294467125000},"page":"911-920","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":25,"title":["Laura: Leiden Architecture Research and Exploration Tool"],"prefix":"10.1007","author":[{"given":"Claudiu","family":"Zissulescu","sequence":"first","affiliation":[]},{"given":"Todor","family":"Stefanov","sequence":"additional","affiliation":[]},{"given":"Bart","family":"Kienhuis","sequence":"additional","affiliation":[]},{"given":"Ed","family":"Deprettere","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,9,30]]},"reference":[{"key":"88_CR1","doi-asserted-by":"crossref","unstructured":"de Kock, E., Essink, G., Smits, W., van derWolf, P., Brunel, J.-Y., Kruijtzer, W., Lieverse, P., Vissers, K.: YAPI: Application modeling for signal processing systems. In: Proc. 37th Design Automation Conference (DAC 2000), Los Angeles, CA, June 5-9, pp. 402\u2013405 (2000)","DOI":"10.1145\/337292.337511"},{"key":"88_CR2","unstructured":"Haldar, M., Nayak, A., Choudhary, A., Banerjee, P.: A system for synthesizing optimized fpga hardware from matlab. In: Proc. Int. Conf. on Computer Aided Design, San Jose, CA (November 2001)"},{"key":"88_CR3","volume-title":"Proc. of the IFIP Congress 74","author":"G. Kahn","year":"1974","unstructured":"Kahn, G.: The semantics of a simple language for parallel programming. In: Proc. of the IFIP Congress 74. North-Holland Publishing Co., Amsterdam (1974)"},{"key":"88_CR4","doi-asserted-by":"crossref","unstructured":"Kienhuis, B., Rypkema, E., Deprettere, E.: Compaan: Deriving process networks from matlab for embedded signal processing architectures. In: Proceedings of the 8th International Workshop on Hardware\/Software Codesign (CODES), San Diego, USA (May 2000)","DOI":"10.1145\/334012.334015"},{"issue":"1","key":"88_CR5","doi-asserted-by":"publisher","first-page":"87","DOI":"10.1007\/BF00936948","volume":"12","author":"I. Page","year":"1996","unstructured":"Page, I.: Constructing hardware-software systems from a single description. Journal of VLSI Signal Processing\u00a012(1), 87\u2013107 (1996)","journal-title":"Journal of VLSI Signal Processing"},{"key":"88_CR6","unstructured":"Parks, T.: Bounded Scheduling of Process Networks. PhD thesis, University of California at Berkeley (1995)"},{"key":"88_CR7","doi-asserted-by":"publisher","first-page":"195","DOI":"10.1016\/0022-2836(81)90087-5","volume":"147","author":"T. Smith","year":"1981","unstructured":"Smith, T., Waterman, M.: Identification of common molecular subsequences. Journal of Molecular Biology\u00a0147, 195\u2013197 (1981)","journal-title":"Journal of Molecular Biology"},{"key":"88_CR8","doi-asserted-by":"crossref","unstructured":"Stefanov, T., Kienhuis, B., Deprettere, E.: Algorithmic transformation techniques for efficient exploration of alternative application instances. In: 10th Int. Symposium on Hardware\/ Software Codesign (CODES 2002), Estes Park, Colorado, USA, May 6-8, pp. 7\u201312 (2002)","DOI":"10.1145\/774789.774792"},{"key":"88_CR9","unstructured":"Turjan, A., Kienhuis, B., Deprettere, E.: Realizations of the extended linearization model in the compaan tool chain. In: proceedings of the 2nd Samos workshop, Samos, Greece (August 2002)"},{"key":"88_CR10","doi-asserted-by":"crossref","unstructured":"Walke, R., Smith, R., Lightbody, G.: 20Gflops QR processor on a Xilinx Virtex-E FPGA. In: Proc. SPIE Advanced Signal Processing Algorithms, Architectures, and Implementations X, pp. 300\u2013310 (2000)","DOI":"10.1117\/12.406508"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45234-8_88","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,17]],"date-time":"2021-11-17T03:09:23Z","timestamp":1637118563000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45234-8_88"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540408222","9783540452348"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45234-8_88","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]},"assertion":[{"value":"30 September 2003","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}