{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:35:27Z","timestamp":1761323727722,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540408222"},{"type":"electronic","value":"9783540452348"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45234-8_90","type":"book-chapter","created":{"date-parts":[[2011,1,8]],"date-time":"2011-01-08T01:12:05Z","timestamp":1294449125000},"page":"934-943","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["From Algorithm Graph Specification to Automatic Synthesis of FPGA Circuit: A Seamless Flow of Graphs Transformations"],"prefix":"10.1007","author":[{"given":"Linda","family":"Kaouane","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Akil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yves","family":"Sorel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thierry","family":"Grandpierre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2003,9,30]]},"reference":[{"key":"90_CR1","doi-asserted-by":"crossref","unstructured":"Edwards, S., Lavagno, L., Lee, E.A., Sangiovanni-Vincentelli, A.: Design of embedded systems: formal models, validation, and synthesis. In: Proc. of IEEE, March 1997, vol.\u00a085(3) (1997)","DOI":"10.1109\/5.558710"},{"key":"90_CR2","doi-asserted-by":"crossref","unstructured":"Grandpierre, T., Lavarenne, C., Sorel, Y.: Optimized rapid prototyping for real-time embedded heterogeneous multiprocessors. In: CODES 1999 7th Intl. Workshop on Hardware\/Software Co-Design, Rome (May 1999)","DOI":"10.1145\/301177.301489"},{"key":"90_CR3","unstructured":"Kaouane, L., Akil, M., Sorel, Y., Grandpierre, T.: A methodology to implement real-time applications on reconfigurable circuits. In: ERSA 2003, Intl. Conference on Engineering of Reconfigurable Systems and Algorithms, Las vegas, USA (June 2003)"},{"key":"90_CR4","unstructured":"Dias, A.F., Lavarenne, C., Akil, M., Sorel, Y.: Optimized implementation of real-time image processing algorithms on field programmable gate arrays. In: Proc. of the 4th Intl. Conference on Signal Processing, Beijing (October 1998)"},{"key":"90_CR5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2231-4","volume-title":"Synchronous programing of reactive systems","author":"N. Halbwachs","year":"1993","unstructured":"Halbwachs, N.: Synchronous programing of reactive systems. Kluwer Academic Publishers, Dordrecht Boston (1993)"},{"key":"90_CR6","doi-asserted-by":"crossref","unstructured":"Gajski, D., Vahid, F.: Specification and design of embedded hardware-software systems. In: IEEE Design & Test of Computers, pp. 53\u201367 (Spring 1995)","DOI":"10.1109\/54.350695"},{"key":"90_CR7","unstructured":"Kaouane, L., Akil, M., Sorel, Y., Grandpierre, T.: An automated design flow for optimized implementation of real-time image processing applications on FPGA. In: Eurocon 2003, Intl. Conference on computer as a tool, Ljubljana, Slovenia (September 2003)"},{"key":"90_CR8","doi-asserted-by":"crossref","unstructured":"Grandpierre, T., Sorel, Y.: From algorithm and architecture specifications to automatic generation of distributed real-time executives: a seamless flow of graphs transformations. In: MEMOCODE 2003, Intl. Conference on Formal Methods and Models for Codesign, Mont Saint-Michel, France (June 2003)","DOI":"10.1109\/MEMCOD.2003.1210097"},{"key":"90_CR9","unstructured":"Vodisek, R., Akil, M., Gailhard, S., Zemva, A.: Automatic Generation of VHDL code for SynDEx v6 software. In: Electro technical and Computer Science conference, Portoroz, Slovenia (September 2001)"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45234-8_90","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,1,16]],"date-time":"2020-01-16T16:06:40Z","timestamp":1579190800000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45234-8_90"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540408222","9783540452348"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45234-8_90","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]},"assertion":[{"value":"30 September 2003","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}