{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,23]],"date-time":"2026-02-23T14:09:02Z","timestamp":1771855742947,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":35,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540408338","type":"print"},{"value":"9783540452386","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45238-6_26","type":"book-chapter","created":{"date-parts":[[2010,6,23]],"date-time":"2010-06-23T20:04:43Z","timestamp":1277323483000},"page":"319-333","source":"Crossref","is-referenced-by-count":138,"title":["Very Compact FPGA Implementation of the AES Algorithm"],"prefix":"10.1007","author":[{"given":"Pawe\u0142","family":"Chodowiec","sequence":"first","affiliation":[]},{"given":"Kris","family":"Gaj","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"26_CR1","unstructured":"Fischer, V., Gramain, F.: Resource sharing in a Rijndael implementation based on a new MixColumn and InvMixColymn relation. submitted to Electronic Letters, reference number: ELL 39 395, April 14 (2003)"},{"key":"26_CR2","doi-asserted-by":"crossref","unstructured":"J\u00e4rvinen, K.U., Tommiska, M.T., Skytt\u00e4, J.O.: A fully pipelined memoryless 17.8 Gbps AES-128 encryptor. In: International Symposium on Field-Programmable Gate Arrays (FPGA 2003), Monterey, CA (2003)","DOI":"10.1145\/611847.611848"},{"key":"26_CR3","doi-asserted-by":"crossref","unstructured":"Standaert, F.X., Rouvroy, G., Quisquater, J.J., Legat, J.D.: A methodology to implement block ciphers in reconfigurable hardware and its application to fast and compact AES RIJNDAEL. In: International Symposium on Field-Programmable Gate Arrays (FPGA 2003), Monterey, CA (2003)","DOI":"10.1145\/611817.611849"},{"key":"26_CR4","doi-asserted-by":"crossref","unstructured":"Verbauwhede, I., Schaumont, P., Kuo, H.: Design and performance testing of a 2.29- GB\/s rijndael processor. IEEE Journal of Solid-State Circuits\u00a038(3) (March 2003)","DOI":"10.1109\/JSSC.2002.808300"},{"key":"26_CR5","unstructured":"Daemen, J., Rijmen, V.: The design of Rijndael: AES \u2013 The Advanced Encryption Standard. Springer, Heidelberg (2002) ISBN 3-540-42580-2"},{"key":"26_CR6","unstructured":"Lin, T.F., Su, C.P., Huang, C.T., Wu, C.W.: A high-throughput low-cost AES cipher chip. In: IEEE Asia-Pacific Conference on ASIC (2002)"},{"key":"26_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"144","DOI":"10.1007\/3-540-36400-5_12","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2002","author":"A.K. Lutz","year":"2003","unstructured":"Lutz, A.K., Treichler, J., G\u00fcrkaynak, F.K., Kaeslin, H., Basler, G., Erni, A., Reichmuth, S., Rommens, P., Oetiker, S., Fichtner, W.: 2Gbit\/s Hardware Realizations of RIJNDAEL and SERPENT: A Comparative Analysis. In: Kaliski Jr., B.S., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2002. LNCS, vol.\u00a02523, pp. 144\u2013158. Springer, Heidelberg (2003)"},{"key":"26_CR8","unstructured":"Mayer, U., Oelsner, C., Kohler, T.: Evaluation of different rijndael implementations for high end servers. In: IEEE International Symposium on Circuits and Systems (ISCAS 2002) (2002)"},{"key":"26_CR9","unstructured":"Mitsuyama, Y., Andales, Z., Onoye, T., Shirakawa, I.: Burst mode: a new acceleration mode for 128-bit block ciphers. In: IEEE Custom Integrated Circuits Conference (2002)"},{"key":"26_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"172","DOI":"10.1007\/3-540-36400-5_14","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2002","author":"S. Morioka","year":"2003","unstructured":"Morioka, S., Satoh, A.: An Optimized S-Box Circuit Architecture for Low Power AES Design. In: Kaliski Jr., B.S., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2002. LNCS, vol.\u00a02523, pp. 172\u2013186. Springer, Heidelberg (2003)"},{"key":"26_CR11","unstructured":"Morioka, S., Satoh, A.: A 10 Gbps full-AES crypto design with a twisted-BDD S-Box architecture. In: IEEE International Conference on Computer Design: VLSI in Computers and Processors (2002)"},{"key":"26_CR12","doi-asserted-by":"crossref","unstructured":"Ravi, S., Raghunathan, A., Potlapally, N.: Securing Wireless Data: System Architecture Challenges. In: Symposium on System Synthesis (2002)","DOI":"10.1145\/581199.581243"},{"key":"26_CR13","unstructured":"Wolkerstorfer, J., Oswald, E., Lamberger, M.: An ASIC Implementation of the AES SBoxes. In: The Cryptographer\u2019s Track at the RSA Conference, San Jose, CA (2002)"},{"key":"26_CR14","doi-asserted-by":"crossref","unstructured":"Chodowiec, P., Khuon, P., Gaj, K.: Fast implementations of secret-key block ciphers using mixed inner- and outer-round pipelining. In: International Symposium on Field- Programmable Gate Arrays (FPGA 2001), Monterey, CA (2001)","DOI":"10.1145\/360276.360309"},{"key":"26_CR15","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"220","DOI":"10.1007\/3-540-45439-X_15","volume-title":"Information Security","author":"P. Chodowiec","year":"2001","unstructured":"Chodowiec, P., Gaj, K., Bellows, P., Schott, B.: Experimental Testing of the Gigabit IPSec-Compliant Implementations of Rijndael and Triple DES Using SLAAC-1V FPGA Accelerator Board. In: Davida, G.I., Frankel, Y. (eds.) ISC 2001. LNCS, vol.\u00a02200, p. 220. Springer, Heidelberg (2001)"},{"key":"26_CR16","doi-asserted-by":"crossref","unstructured":"Elbirt, A.J., Yip, W., Chetwynd, B., Paar, C.: An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a09(4) (August 2001)","DOI":"10.1109\/92.931230"},{"key":"26_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"77","DOI":"10.1007\/3-540-44709-1_8","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2001","author":"V. Fischer","year":"2001","unstructured":"Fischer, V., Drutarovsk\u00fd, M.: Two Methods of Rijndael Implementation in Reconfigurable Hardware. In: Ko\u00e7, \u00c7.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol.\u00a02162, p. 77. Springer, Heidelberg (2001)"},{"key":"26_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1007\/3-540-44709-1_7","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2001","author":"M. McLoone","year":"2001","unstructured":"McLoone, M., McCanny, J.V.: High Performance Single-Chip FPGA Rijndael Algorithm Implementations. In: Ko\u00e7, \u00c7.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol.\u00a02162, p. 65. Springer, Heidelberg (2001)"},{"key":"26_CR19","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"152","DOI":"10.1007\/3-540-44687-7_16","volume-title":"Field-Programmable Logic and Applications","author":"M. McLoone","year":"2001","unstructured":"McLoone, M., McCanny, J.V.: Single-Chip FPGA Implementation of the Advanced Encryption Standard Algorithm. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol.\u00a02147, p. 152. Springer, Heidelberg (2001)"},{"key":"26_CR20","unstructured":"McLoone, W., McCanny, J.V.: Rijndael FPGA implementation utilizing look-up tables. In: IEEE Workshop on Signal Processing Systems (2001)"},{"key":"26_CR21","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"162","DOI":"10.1007\/3-540-44687-7_17","volume-title":"Field-Programmable Logic and Applications","author":"S. McMillan","year":"2001","unstructured":"McMillan, S., Patterson, C.: JBits Implementations of the Advanced Encryption Standard (Rijndael). In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol.\u00a02147, p. 162. Springer, Heidelberg (2001)"},{"key":"26_CR22","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1007\/3-540-44709-1_16","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2001","author":"A. Rudra","year":"2001","unstructured":"Rudra, A., Dubey, P.K., Jutla, C.S., Kumar, V., Rao, J.R., Rohatgi, P.: Efficient Rijndael Encryption Implementation with Composite Field Arithmetic. In: Ko\u00e7, \u00c7.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol.\u00a02162, p. 171. Springer, Heidelberg (2001)"},{"key":"26_CR23","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1007\/3-540-45682-1_15","volume-title":"Advances in Cryptology - ASIACRYPT 2001","author":"A. Satoh","year":"2001","unstructured":"Satoh, A., Morioka, S., Takano, K., Munetoh, S.: A Compact Rijndael Hardware Architecture with S-Box Optimization. In: Boyd, C. (ed.) ASIACRYPT 2001. LNCS, vol.\u00a02248, p. 239. Springer, Heidelberg (2001)"},{"key":"26_CR24","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"125","DOI":"10.1007\/3-540-44499-8_9","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2000","author":"A. Dandalis","year":"2000","unstructured":"Dandalis, A., Prasanna, V.K., Rolim, J.D.: A Comparative Study of Performance of AES Final Candidates Using FPGAs. In: Paar, C., Ko\u00e7, \u00c7.K. (eds.) CHES 2000. LNCS, vol.\u00a01965, p. 125. Springer, Heidelberg (2000)"},{"key":"26_CR25","unstructured":"Elbirt, A.J., Yip, W., Chetwynd, B., Paar, C.: An FPGA Implementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists. In: Third Advanced Encryption Standard (AES3) Candidate Conference, New York (2000)"},{"key":"26_CR26","unstructured":"Gaj, K., Chodowiec, P.: Comparison of the hardware performance of the AES candidates using reconfigurable hardware. In: Third Advanced Encryption Standard (AES3) Candidate Conference, New York (2000)"},{"key":"26_CR27","unstructured":"Gaj, K., Chodowiec, P.: Hardware performance of the AES finalists-survey and analysis results, Technical Report, George Mason University (2000), available at \n                    \n                      http:\/\/ece.gmu.edu\/crypto\/AES_survey.pdf"},{"key":"26_CR28","unstructured":"Ichikawa, T., Matsui, T.: Hardware Evaluation of the AES Finalists. In: Third Advanced Encryption Standard (AES3) Candidate Conference, New York (2000)"},{"key":"26_CR29","unstructured":"National Institute of Standards and Technology: FIPS 197: Advanced Encryption Standard (November 2001)"},{"key":"26_CR30","unstructured":"Daemen, J., Rijmen, V.: AES Proposal: Rijndael, \n                    \n                      http:\/\/csrc.nist.gov\/encryption\/aes\/rijndael\/Rijndael.pdf"},{"key":"26_CR31","unstructured":"Rijmen, V.: Efficient Implementation of the Rijndael S-box, available at \n                    \n                      http:\/\/www.esat.kuleuven.ac.be\/~ijmen\/rijndael\/sbox.pdf"},{"key":"26_CR32","unstructured":"Amphion \n                    \n                      http:\/\/www.amphion.com\/"},{"key":"26_CR33","unstructured":"Helion \n                    \n                      http:\/\/www.heliontech.com\/"},{"key":"26_CR34","unstructured":"Xilinx, Inc.: Spartan II Data Sheet, available at \n                    \n                      http:\/\/www.xilinx.com"},{"key":"26_CR35","unstructured":"Xilinx, Inc.: The New Spartan-II FPGA Family: Kiss Your ASIC Good-bye, XCELL Journal, Q1 (2000), available at \n                    \n                      http:\/\/www.xilinx.com\/xcell\/xl35\/xl35_5.pdf"}],"container-title":["Lecture Notes in Computer Science","Cryptographic Hardware and Embedded Systems - CHES 2003"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45238-6_26","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,21]],"date-time":"2019-05-21T06:45:58Z","timestamp":1558421158000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45238-6_26"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540408338","9783540452386"],"references-count":35,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45238-6_26","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2003]]}}}