{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,26]],"date-time":"2026-10-26T16:48:31Z","timestamp":1793033311113,"version":"4.5.0"},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540408338","type":"print"},{"value":"9783540452386","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-45238-6_27","type":"book-chapter","created":{"date-parts":[[2010,6,23]],"date-time":"2010-06-23T20:04:43Z","timestamp":1277323483000},"page":"334-350","source":"Crossref","is-referenced-by-count":79,"title":["Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs"],"prefix":"10.1007","author":[{"given":"Francois-Xavier","family":"Standaert","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gael","family":"Rouvroy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jean-Jacques","family":"Quisquater","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jean-Didier","family":"Legat","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"key":"27_CR1","unstructured":"Xilinx: Virtex 2.5V Field Programmable Gate Arrays Data Sheet, \n                    \n                      http:\/\/www.xilinx.com"},{"key":"27_CR2","unstructured":"Daemen, J., Rijmen, V.: AES Proposal: Rijndael, NIST\u2019s AES home page, \n                    \n                      http:\/\/www.nist.gov\/aes"},{"key":"27_CR3","unstructured":"Elbirt, A.J., et al.: An FPGA Implementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists. In: The Third Advanced Encryption Standard (AES3) Candidate Conference, New York, USA, April 13\u201314 (2000)"},{"key":"27_CR4","unstructured":"Gaj, K., Chodowiec, P.: Comparison of the Hardware Performance of the AES Candidates using Reconfigurable Hardware. In: The Third Advanced Encryption Standard (AES3) Candidate Conference, New York, USA, April 13\u201314 (2000)"},{"key":"27_CR5","doi-asserted-by":"crossref","unstructured":"Chodowiec, P., et al.: Experimental Testing of the Gigabit IPSec-Compliant Implementations of Rijndael and Triple-DES Using SLAAC-1V FPGA Accelerator Board. In: Davida, G.I., Frankel, Y. (eds.) ISC 2001. LNCS, vol.\u00a02200, pp. 220\u2013234. Springer, Heidelberg (2001)","DOI":"10.1007\/3-540-45439-X_15"},{"key":"27_CR6","unstructured":"Dandalis, A., et al.: A Comparative Study of Performance of AES Candidates Using FPGAs. In: The Third Advanced Encryption Standard (AES3) Candidate Conference, New York, USA, April 13\u201314 (2000)"},{"key":"27_CR7","unstructured":"Ichikawa, T., et al.: Hardware Evaluation of the AES Finalists. In: The Third Advanced Encryption Standard (AES3) Candidate Conference, New York, USA, April 13\u201314 (2000)"},{"key":"27_CR8","unstructured":"Kwon, O., et al.: Implementation of AES and Triple-DES Cryptography using a PCI-based FPGA Board. In: The proceedings of ITC-CSCC 2002: The International Technical Conference On Circuits\/Systems, Computers and Communications (2002)"},{"key":"27_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1007\/3-540-44709-1_7","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2001","author":"M. McLoone","year":"2001","unstructured":"McLoone, M., McCanny, J.V.: High Performance Single Ship FPGA Rijndael Algorithm Implementations. In: Ko\u00e7, \u00c7.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol.\u00a02162, pp. 65\u201376. Springer, Heidelberg (2001)"},{"key":"27_CR10","unstructured":"Helion Technology, High Performance AES (Rijndael) Cores for XILINX FPGA, \n                    \n                      http:\/\/www.heliontech.com"},{"key":"27_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1007\/3-540-44709-1_7","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2001","author":"V. Fischer","year":"2001","unstructured":"Fischer, V., Drutarovsky, M.: Two Methods of Rijndael Implementation in Reconfigurable Hardware. In: Ko\u00e7, \u00c7.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol.\u00a02162, pp. 65\u201376. Springer, Heidelberg (2001)"},{"key":"27_CR12","unstructured":"CAST, AES Encryption Cores, \n                    \n                      http:\/\/www.cast-inc.com"},{"key":"27_CR13","unstructured":"Amphion Semiconductor, CS5210-40: High Performance AES Encryption Cores (2001), \n                    \n                      http:\/\/www.amphion.com\/cs5210.html"},{"issue":"12","key":"27_CR14","doi-asserted-by":"crossref","first-page":"1454","DOI":"10.1109\/TC.2002.1146712","volume":"51","author":"N. Sklavos","year":"2002","unstructured":"Sklavos, N., Koufopavlou, O.: Architecutre and VLSI Implementations of the AES-Proposal Rijndael. IEEE Transactions on Computers\u00a051(12), 1454\u20131459 (2002)","journal-title":"IEEE Transactions on Computers"},{"key":"27_CR15","doi-asserted-by":"crossref","unstructured":"Satoh, A., et al.: Compact Hardware Architecture for 128-bit Block Cipher Camellia. In: The Proceedings of the Third NESSIE Workshop, Munich, Germany, November 6\u20137 (2002)","DOI":"10.1007\/978-3-540-45238-6_25"},{"key":"27_CR16","unstructured":"Weaver, N., Wawrzynek, J.: High Performance Compact AES Implementations in Xilinx FPGAs, \n                    \n                      http:\/\/www.cs.berkeley.edu\/nweaver\/Rijndael"},{"key":"27_CR17","doi-asserted-by":"crossref","unstructured":"Zhang, X., Parhi, K.K.: Implementation approaches for the advanced encryption standard algorithm. IEEE Circuits and Systems Magazine, 24\u201346 ( Fourth Quarter 2002)","DOI":"10.1109\/MCAS.2002.1173133"},{"key":"27_CR18","doi-asserted-by":"crossref","unstructured":"Standaert, F.X., Rouvroy, G., Legat, J.D., Quisquater, J.J.: A Methodology to Implement Block Ciphers in Reconfigurable Hardware and its Application to Fast and Compact AES Rijndael. In: The proceedings of FPGA 2003: the Field Programmable Logic Array Conference, Monterey, California, February 23\u201325 (2003)","DOI":"10.1145\/611817.611849"},{"key":"27_CR19","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1007\/3-540-44709-1_7","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2001","author":"A. Rudra","year":"2001","unstructured":"Rudra, A., et al.: Efficient Rijndael Encryption Implementation with Composite Field Arithmetic. In: Ko\u00e7, \u00c7.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol.\u00a02162, pp. 65\u201376. Springer, Heidelberg (2001)"},{"key":"27_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1007\/3-540-45682-1_15","volume-title":"Advances in Cryptology - ASIACRYPT 2001","author":"A. Satoh","year":"2001","unstructured":"Satoh, A., et al.: A Compact Rijndael Hardware Architecture with S-Box Optimization. In: Boyd, C. (ed.) ASIACRYPT 2001. LNCS, vol.\u00a02248, pp. 239\u2013254. Springer, Heidelberg (2001)"},{"key":"27_CR21","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"67","DOI":"10.1007\/3-540-45760-7_6","volume-title":"Topics in Cryptology - CT-RSA 2002","author":"J. Wolkerstorfer","year":"2002","unstructured":"Wolkerstorfer, J., Oswald, E., Lamberger, M.: An ASIC Implementation of the AES SBoxes. In: Preneel, B. (ed.) CT-RSA 2002. LNCS, vol.\u00a02271, pp. 67\u201378. Springer, Heidelberg (2002)"}],"container-title":["Lecture Notes in Computer Science","Cryptographic Hardware and Embedded Systems - CHES 2003"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-45238-6_27","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,21]],"date-time":"2019-05-21T07:06:16Z","timestamp":1558422376000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-45238-6_27"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540408338","9783540452386"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-45238-6_27","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2003]]}}}