{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T19:16:23Z","timestamp":1740597383735,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540664574"},{"type":"electronic","value":"9783540483021"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/978-3-540-48302-1_12","type":"book-chapter","created":{"date-parts":[[2010,10,14]],"date-time":"2010-10-14T06:59:24Z","timestamp":1287039564000},"page":"111-123","source":"Crossref","is-referenced-by-count":6,"title":["Logical-to-Physical Memory Mapping for FPGAs with Dual-Port Embedded Arrays"],"prefix":"10.1007","author":[{"given":"William K. C.","family":"Ho","sequence":"first","affiliation":[]},{"given":"Steven J. E.","family":"Wilton","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"12_CR1","unstructured":"Altera Corporation. Datasheet: FLEX 10K Embedded Programmable Logic Family (May 1998)"},{"key":"12_CR2","unstructured":"Altera Corporation. Datasheet: FLEX 10KE Embedded Programmable Logic Family (August 1998)"},{"key":"12_CR3","unstructured":"Xilinx, Inc., Virtex: Our new million-gate 100-MHz FPGA technology. XCell: The Quarterly Journal for Xilinx Programmable Logic Users, First Quarter (1998)"},{"key":"12_CR4","unstructured":"Actel Corporation. Datasheet: Integrator Series FPGAs: 40MX and 42MX Families (April 1998)"},{"key":"12_CR5","unstructured":"Lattice Semiconductor Corporation. Datasheet: ispLSI and pLSI 6192 High Density Programmable Logic with Dedicated Memory and Register\/Counter Modules (July 1996)"},{"key":"12_CR6","unstructured":"Wilton, S.J.E.: Architectures and Algorithms for Field-Programmable Gate Arrays with Embedded Memory. PhD thesis, University of Toronto (1997)"},{"key":"12_CR7","doi-asserted-by":"crossref","unstructured":"Wilton, S.J.E.: SMAP: heterogeneous technology mapping for FPGAs with embedded memory arrays. In: ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, February 1998, pp. 171\u2013178 (1998)","DOI":"10.1145\/275107.275137"},{"key":"12_CR8","doi-asserted-by":"crossref","unstructured":"Cong, J., Xu, S.: Technology mapping for FPGAs with embedded memory blocks. In: Proceedings of the ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, February 1998, pp. 179\u2013187 (1998)","DOI":"10.1145\/275107.275138"},{"key":"12_CR9","unstructured":"Altera Corporation, Implementing RAM functions in FLEX 10K devices. Technical Note (November 1995)"},{"key":"12_CR10","doi-asserted-by":"crossref","unstructured":"Jha, P.K., Dutt, N.D.: Library mapping for memories. In: Proceedings of the 1997 European Design and Test Conference (March 1997)","DOI":"10.1109\/EDTC.1997.582372"},{"key":"12_CR11","doi-asserted-by":"crossref","unstructured":"Karchmer, D., Rose, J.: Definition and solution of the memory packing problem for field-programmable systems. In: Proceedings of the IEEE International Conference on Computer-Aided Design, pp. 20\u201326 (1994)","DOI":"10.1109\/ICCAD.1994.629737"},{"key":"12_CR12","doi-asserted-by":"crossref","unstructured":"Schmit, H., Thomas Jr., D.: Address generation for memories containing multiple arrays. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a017 (May 1998)","DOI":"10.1109\/43.703919"},{"key":"12_CR13","doi-asserted-by":"crossref","unstructured":"Panda, P.R., Dutt, N.D.: Behavioral array mapping into multiport memories targeting low power. In: Proceedings of the 10th International Conference on VLSI Design (January 1997)","DOI":"10.1109\/ICVD.1997.568088"},{"key":"12_CR14","doi-asserted-by":"crossref","unstructured":"Balakrishnan, M., Majumdar, A., Banerji, D., Linders, J., Majithia, J.: Allocation of multiport memories in datapath synthesis. IEEE Transactions on Computer-Aided Design\u00a07 (April 1988)","DOI":"10.1109\/43.3188"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-48302-1_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T18:47:31Z","timestamp":1740595651000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-48302-1_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540664574","9783540483021"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-48302-1_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1999]]}}}