{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:17:03Z","timestamp":1725567423414},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540664574"},{"type":"electronic","value":"9783540483021"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/978-3-540-48302-1_13","type":"book-chapter","created":{"date-parts":[[2010,10,14]],"date-time":"2010-10-14T06:59:24Z","timestamp":1287039564000},"page":"124-133","source":"Crossref","is-referenced-by-count":17,"title":["DYNASTY: A Temporal Floorplanning Based CAD Framework for Dynamically Reconfigurable Logic Systems"],"prefix":"10.1007","author":[{"given":"Milan","family":"Vasilko","sequence":"first","affiliation":[]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"Vasilko, M., Gibson, D., Long, D., Holloway, S.: Towards a consistent design methodology for run-time reconfigurable systems. In: IEE Colloquium on Reconfigurable Systems, Digest No.99\/061, Glasgow, Scotland, March 10, pp. 5\/1\u20134 (1999)","key":"13_CR1","DOI":"10.1049\/ic:19990347"},{"doi-asserted-by":"crossref","unstructured":"Lysaght, P.: Towards an expert system for a priori estimation of reconfiguration latency in dynamically reconfigurable logic. In: Luk et al. [14], pp. 183\u2013192.","key":"13_CR2","DOI":"10.1007\/3-540-63465-7_223"},{"doi-asserted-by":"crossref","unstructured":"Kaul, M., Vemuri, R.: Optimal temporal partitioning and synthesis for reconfigurable architectures. In: Design, Automation and Test in Europe Conference, Paris, France, February 23-26 (1998)","key":"13_CR3","DOI":"10.1109\/DATE.1998.655887"},{"key":"13_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"290","DOI":"10.1007\/3-540-61730-2_31","volume-title":"Field-Programmable Logic, Smart Applications, New Paradigms and Compilers","author":"M. Vasilko","year":"1996","unstructured":"Vasilko, M., Ait-Boudaoud, D.: Architectural synthesis techniques for dynamically reconfigurable logic. In: Glesner, M., Hartenstein, R.W. (eds.) FPL 1996. LNCS, vol.\u00a01142, pp. 290\u2013296. Springer, Heidelberg (1996)"},{"doi-asserted-by":"crossref","unstructured":"Bazargan, K., Kaster, R., Sarrafzadeh, M.: 3-D floorplanning: Simulated annealing and greedy placement methods for reconfigurable computing systems. In: Proc. IEEE Workshop on Rapid System Prototyping (RSP 1999), Clearwater, FL, USA, June 16-18 (1999)","key":"13_CR5","DOI":"10.1109\/IWRSP.1999.779029"},{"unstructured":"Xilinx, XC6200 Field Programmable Gate Arrays, Advanced Product Information Xilinx, Inc. Version 1.10 (April 1997)","key":"13_CR6"},{"issue":"3","key":"13_CR7","doi-asserted-by":"publisher","first-page":"381","DOI":"10.1109\/92.532038","volume":"4","author":"P. Lysaght","year":"1996","unstructured":"Lysaght, P., Stockwood, J.: A simulation tool for dynamically reconfigurable field programmable gate arrays. IEEE Transactions on VLSI Systems\u00a04(3), 381\u2013390 (1996)","journal-title":"IEEE Transactions on VLSI Systems"},{"doi-asserted-by":"crossref","unstructured":"Vasilko, M., Cabanis, D.: Improving simulation accuracy in design methodologies for dynamically reconfigurable logic systems. In: Proc. IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 1999), Napa, CA, USA, April 21-23 (1999)","key":"13_CR8","DOI":"10.1109\/FPGA.1999.803674"},{"unstructured":"Stanford, P., Mancuso, P. (eds.): EDIF Electronic Design Interchange Format Version 2. 0 0. Electronic Industries Association, 2nd ed. (1990)","key":"13_CR9"},{"doi-asserted-by":"crossref","unstructured":"Betz, V., Rose, J.: VPR: A new packing, placement and routing tool for FPGA research. In: Luk et al. [14], pp. 213\u2013222.","key":"13_CR10","DOI":"10.1007\/3-540-63465-7_226"},{"doi-asserted-by":"crossref","unstructured":"Foulk, P., Hodson, I.: Data folding in SRAM configurable FPGAs. In: Buell, D.A., Pocek, K.L. (eds.) Proc. IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, USA, April 5-7 (1993)","key":"13_CR11","DOI":"10.1109\/FPGA.1993.279467"},{"key":"13_CR12","first-page":"257","volume-title":"VLSI and Modern Signal Processing","author":"P. Dewilde","year":"1985","unstructured":"Dewilde, P., Deprettere, E., Nouta, R.: Parallel and pipelined VLSI implementation of signal processing algorithms. In: Kung, S., Whitehouse, H., Kailath, T. (eds.) VLSI and Modern Signal Processing, pp. 257\u2013264. Prentice Hall, Englewood Cliffs (1985)"},{"issue":"3","key":"13_CR13","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/54.41671","volume":"6","author":"P.G. Paulin","year":"1989","unstructured":"Paulin, P.G., Knight, J.P.: Algorithms for high-level synthesis. IEEE Design and Test of Computers\u00a06(3), 18\u201331 (1989)","journal-title":"IEEE Design and Test of Computers"},{"key":"13_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63465-7","volume-title":"Field Programmable Logic and Applications","author":"W. Luk","year":"1997","unstructured":"Luk, W., Cheung, P.Y.K., Glesner, M.: Field Programmable Logic and Applications (Proc. FPL 1997). In: Glesner, M., Luk, W. (eds.) FPL 1997. LNCS. vol.\u00a01304. Springer, Heidelberg (1997)"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-48302-1_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,21]],"date-time":"2019-03-21T16:36:53Z","timestamp":1553186213000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-48302-1_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540664574","9783540483021"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-48302-1_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1999]]}}}