{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:17:23Z","timestamp":1725567443439},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540664574"},{"type":"electronic","value":"9783540483021"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/978-3-540-48302-1_17","type":"book-chapter","created":{"date-parts":[[2010,10,14]],"date-time":"2010-10-14T06:59:24Z","timestamp":1287039564000},"page":"165-174","source":"Crossref","is-referenced-by-count":0,"title":["On Tool Integration in High-Performance FPGA Design Flows"],"prefix":"10.1007","author":[{"given":"Andreas","family":"Koch","sequence":"first","affiliation":[]}],"member":"297","reference":[{"key":"17_CR1","unstructured":"Xilinx Inc., X-BLOX Reference. EDA tool documentation, San Jose, CA (1995)"},{"key":"17_CR2","unstructured":"Dittmer, J., Sadewasser, H.: Parametrisierbare Modulgeneratoren f\u00fcr die FPGA-Familie Xilinx XC4000, Diploma thesis, Tech. Univ. Braunschweig, Germany (1995)"},{"key":"17_CR3","doi-asserted-by":"crossref","unstructured":"Chu, M., Weaver, N., Sulimma, K., DeHon, A., Wawrzynek, J.: Object Oriented Circuit Generators in Java. In: Proc. IEEE Symp. on FCCM, Napa Valley, CA (1998)","DOI":"10.1109\/FPGA.1998.707893"},{"key":"17_CR4","unstructured":"Mencer, O., Morf, M., Flynn, M.J.: PAM-Blox: High Performance FPGA Design for Adaptive Computing. In: Proc. IEEE Symp. on FCCM, Napa Valley, CA (1998)"},{"key":"17_CR5","unstructured":"Gokhale, M.B., Stone, J.M.: NAPA-C: Compiling for a Hybrid RISC\/FPGA Architecture. In: Proc. IEEE Symp. on FCCM, Napa Valley, CA (1998)"},{"key":"17_CR6","unstructured":"Harr, R.: The Nimble Compiler Environment for Agile Hardware. In: Proc. ACS PI Meeting, Napa Valley, CA (1998), http:\/\/www.dyncorp-is.com\/darpa\/meeting\/acs98apr\/Synopsys%20for%20WWW.ppt"},{"key":"17_CR7","unstructured":"Hall, M.: Design Environment for ACS (DEFACTO). In: Proc. ACS PI Meeting, Napa Valley, CA (1998), http:\/\/www.dyncorpis.com\/darpa\/meeting\/acs98apr\/defacto.ppt"},{"key":"17_CR8","unstructured":"Electronics Industry Association, EDIF Version 4.0.0, ANSI\/EIA 682-1996 Standard, Washington, DC (1996)"},{"key":"17_CR9","unstructured":"Synopsys Inc., Library Compiler User Guide Version 3.5. In: EDA tool documentation, Mountain View, CA (1997)"},{"key":"17_CR10","unstructured":"OpenVerilog International, Advanced Library Format for ASIC Cells&Blocks. ALF Reference Manual Version 1.0, Los Gatos, CA (1997)"},{"key":"17_CR11","doi-asserted-by":"crossref","unstructured":"Koch, A.: Module Compaction in FPGA-based Regular Datapaths. In: Proc. 33rd Design Automation Conference (DAC), Las Vegas, NV (1996)","DOI":"10.1145\/240518.240608"},{"key":"17_CR12","unstructured":"Koch, A.: FLAME\/Java Release 0.1.1, Berkeley, CA (1998), http:\/\/www.icsi.berkeley.edu\/~akoch\/research.html"},{"key":"17_CR13","unstructured":"Koch, A.: FLAME: A Flexible API for Module-based Environments \u2013 User\u2019s Guide and Manual, Berkeley, CA (1998), http:\/\/www.icsi.berkeley.edu\/~akoch\/research.html"},{"key":"17_CR14","unstructured":"Koch, A.: Generator-based Design Flows for Reconfigurable Computing: A Tutorial on Tool Integration using FLAME. In: Proc. PACT 1998 Workshop on Configurable Computing, Paris, France (1998)"},{"key":"17_CR15","unstructured":"Koch, A.: Regular Datapaths on Field-Programmable Gate Arrays, Ph.D. thesis, Tech. Univ. Braunschweig, Germany (1997)"},{"key":"17_CR16","doi-asserted-by":"crossref","unstructured":"Liao, S., Devadas, S., Keutzer, K., Tjiang, S.: Instruction Selection Using Binate Covering for Code Size Optimization. In: Proc. ICCAD 1995 (November 1995)","DOI":"10.1109\/ICCAD.1995.480146"},{"key":"17_CR17","unstructured":"EIA, Library of Parametrized Modules, EIA\/IS-103 Standard (1993)"},{"key":"17_CR18","doi-asserted-by":"crossref","unstructured":"Callahan, T., Chong, P., DeHon, A., Wawrzynek, J.: Fast Module Mapping and Placement for FPGAs. In: Proc. ACM\/SIGDA Symp. on FPGAs, Monterey, CA (1998)","DOI":"10.1145\/275107.275132"},{"key":"17_CR19","doi-asserted-by":"crossref","unstructured":"Nijssen, R.X.T., Jesse, J.A.G.: Datapath Regularity Extraction. In: Saucier\/Mignotte Logic and Architecture Synthesis (eds.) (1995)","DOI":"10.1007\/978-0-387-34920-6_14"},{"key":"17_CR20","unstructured":"Xilinx Inc., CORE Generator System User Guide. EDA tool documentation, San Jose, CA (1998)"},{"key":"17_CR21","doi-asserted-by":"crossref","unstructured":"Hutchings, B., et al.: A CAD Suite for High-Performance FPGA Design. In: Proc. FCCM 1999 (April 1999)","DOI":"10.21236\/ADA450475"},{"key":"17_CR22","volume-title":"UML Distilled","author":"M. Fowler","year":"1997","unstructured":"Fowler, M., Scott, K.: UML Distilled. Addison-Wesley, Reading (1997)"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-48302-1_17.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T04:47:08Z","timestamp":1605761228000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-48302-1_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540664574","9783540483021"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-48302-1_17","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1999]]}}}