{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,30]],"date-time":"2025-03-30T18:02:48Z","timestamp":1743357768212},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540664574"},{"type":"electronic","value":"9783540483021"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/978-3-540-48302-1_4","type":"book-chapter","created":{"date-parts":[[2010,10,14]],"date-time":"2010-10-14T06:59:24Z","timestamp":1287039564000},"page":"31-40","source":"Crossref","is-referenced-by-count":3,"title":["DRIVE: An Interpretive Simulation and Visualization Environment for Dynamically Reconfigurable Systems"],"prefix":"10.1007","author":[{"given":"Kiran","family":"Bondalapati","sequence":"first","affiliation":[]},{"given":"Viktor K.","family":"Prasanna","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"4_CR1","doi-asserted-by":"crossref","unstructured":"Bellows, P., Hutchings, B.: JHDL - An HDL for Reconfigurable Systems. In: IEEE Symposium on Field-Programmable Custom Computing Machines (April 1998)","DOI":"10.21236\/ADA450477"},{"key":"4_CR2","doi-asserted-by":"crossref","unstructured":"Bondalapati, K., Diniz, P., Duncan, P., Granacki, J., Hall, M., Jain, R., Ziegler, H.: DEFACTO: A Design Environment for Adaptive Computing Technology. In: Reconfigurable Architectures Workshop, RAW 1999 (April 1999)","DOI":"10.1007\/BFb0097941"},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"Bondalapati, K., Prasanna, V.K.: Mapping Loops onto Reconfigurable Architectures. In: 8th International Workshop on Field-Programmable Logic and Applications (September 1998)","DOI":"10.1007\/BFb0055254"},{"key":"4_CR4","doi-asserted-by":"crossref","unstructured":"Bondalapati, K., Prasanna, V.K.: Dynamic Precision Management for Loop Computations on Reconfigurable Architectures. In: IEEE Symposium on FPGAs for Custom Computing Machines (April 1999)","DOI":"10.1109\/FPGA.1999.803687"},{"key":"4_CR5","unstructured":"Brebner, G.: CHASTE: a Hardware\/Software Co-design Testbed for the Xilinx XC6200. In: Reconfigurable Architectures Workshop, RAW 1997 (April 1997)"},{"key":"4_CR6","doi-asserted-by":"crossref","unstructured":"Chu, M., Weaver, N., Sulimma, K., DeHon, A., Wawrzynek, J.: Object Oriented Circuit-Generators in Java. In: IEEE Symposium on FPGAs for Custom Computing Machines (April 1998)","DOI":"10.1109\/FPGA.1998.707893"},{"key":"4_CR7","unstructured":"Virtual Computer Corporation. Reconfigurable Computing Products, http:\/\/www.vcc.com\/"},{"key":"4_CR8","doi-asserted-by":"crossref","unstructured":"Koch, A.: Unified access to heterogeneous module generators. In: ACM International Symposium on Field Programmable Gate Arrays (February 1999)","DOI":"10.1145\/296399.296529"},{"key":"4_CR9","doi-asserted-by":"crossref","unstructured":"Kress, R., Hartenstein, R.W., Nageldinger, U.: An Operating System for Custom Computing Machines based on the Xputer Paradigm. In: 7th International Workshop on Field-Programmable Logic and Applications, September 1997, pp. 304\u2013313 (1997)","DOI":"10.1007\/3-540-63465-7_235"},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"Levi, D., Guccione, S.: Run-Time Parameterizable Cores. In: ACM International Symposium on Field Programmable Gate Arrays (February 1999)","DOI":"10.1145\/296399.296524"},{"key":"4_CR11","unstructured":"Luk, W., Guo, S.: Visualising reconfigurable libraries for FPGAs. In: Asilomar Conference on Signals, Systems, and Computers (1998)"},{"key":"4_CR12","doi-asserted-by":"crossref","unstructured":"Luk, W., Guo, S., Shirazi, N., Zhuang, N.: A framework for developing parametrised FPGA libraries. In: Field-Programmable Logic, Smart Applications, New Paradigms and Compilers (1996)","DOI":"10.1007\/3-540-61730-2_3"},{"key":"4_CR13","doi-asserted-by":"crossref","unstructured":"Lysaght, P., Stockwood, J.: A Simulation Tool for Dynamically Reconfigurable FPGAs. IEEE Transactions on VLSI Systems (September 1996)","DOI":"10.1109\/92.532038"},{"key":"4_CR14","doi-asserted-by":"crossref","unstructured":"Mackinlay, P.I., Cheung, P.Y.K., Luk, W., Sandiford, R.: Riley-2: A Flexible Platform for Codesign and Dynamic Reconfigurable Computing Research. In: 7th International Workshop on Field-Programmable Logic and Applications (September 1997)","DOI":"10.1007\/3-540-63465-7_214"},{"key":"4_CR15","unstructured":"Mencer, O., Morf, M., Flynn, M.J.: PAM-Blox: High Performance FPGA Design for Adaptive Computing. In: IEEE Symposium on FPGAs for Custom Computing Machines (April 1998)"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-48302-1_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,5]],"date-time":"2019-06-05T12:56:52Z","timestamp":1559739412000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-48302-1_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540664574","9783540483021"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-48302-1_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1999]]}}}