{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:17:12Z","timestamp":1725567432538},"publisher-location":"Berlin, Heidelberg","reference-count":7,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540664574"},{"type":"electronic","value":"9783540483021"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/978-3-540-48302-1_41","type":"book-chapter","created":{"date-parts":[[2010,10,14]],"date-time":"2010-10-14T06:59:24Z","timestamp":1287039564000},"page":"377-384","source":"Crossref","is-referenced-by-count":0,"title":["High-Level Hierarchical HDL Synthesis of Pipelined FPGA-Based Circuits Using Synchronous Modules"],"prefix":"10.1007","author":[{"given":"R. B.","family":"Maunder","sequence":"first","affiliation":[]},{"given":"Z. A.","family":"Salcic","sequence":"additional","affiliation":[]},{"given":"G. G.","family":"Coghill","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"41_CR1","unstructured":"Davidson, E.S.: The Design and Control of Pipelined Function Generators. In: Proceedings: International Conference on Systems, Networks and Computers, Oaxrepec, Mexico, January 1971, pp. 19\u201321 (1971)"},{"key":"41_CR2","unstructured":"Kogge, P.M.: The Architecture of Pipelined Computers. Hemisphere Publishing (1981)"},{"key":"41_CR3","unstructured":"Lewin, D.: The Theory and Design of Digital Computer Systems. Thomas Nelson and Sons (1980)"},{"key":"41_CR4","first-page":"678","volume-title":"Progress in Connectionist-Based Information Systems","author":"R.B. Maunder","year":"1997","unstructured":"Maunder, R.B., Coghill, G.G., Salcic, Z.A.: Genetic Algorithm Optimisation of FPLD Circuit Synthesis from High-Level Modular Descriptions. In: Kasabov, N., et al. (eds.) Progress in Connectionist-Based Information Systems, pp. 678\u2013681. Springer, Heidelberg (1997)"},{"key":"41_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"265","DOI":"10.1007\/3-540-63465-7_231","volume-title":"Field Programmable Logic and Applications","author":"R.B. Maunder","year":"1997","unstructured":"Maunder, R.B., Salcic, Z.A., Coghill, G.G.: FPLD HDL Synthesis Employing High-Level Evolutionary Algorithm Optimisation. In: Glesner, M., Luk, W. (eds.) FPL 1997. LNCS, vol.\u00a01304, pp. 265\u2013273. Springer, Heidelberg (1997)"},{"key":"41_CR6","doi-asserted-by":"publisher","first-page":"159","DOI":"10.1145\/800110.803575","volume-title":"Proceedings: Third Annual Computer Architecture Symposium","author":"J.H. Patel","year":"1976","unstructured":"Patel, J.H., Davidson, E.S.: Improving the Throughput of a Pipeline by Insertion of Delays. In: Proceedings: Third Annual Computer Architecture Symposium, vol.\u00a076CH0143-5C, pp. 159\u2013163. IEEE, Los Alamitos (1976)"},{"key":"41_CR7","volume-title":"High-Performance Computer Architecture","author":"H.P. Stone","year":"1990","unstructured":"Stone, H.P.: High-Performance Computer Architecture. Addision-Wesley, Reading (1990)"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-48302-1_41","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,21]],"date-time":"2019-03-21T16:25:54Z","timestamp":1553185554000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-48302-1_41"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540664574","9783540483021"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-48302-1_41","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1999]]}}}