{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:17:18Z","timestamp":1725567438693},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540664574"},{"type":"electronic","value":"9783540483021"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/978-3-540-48302-1_43","type":"book-chapter","created":{"date-parts":[[2010,10,14]],"date-time":"2010-10-14T02:59:24Z","timestamp":1287025164000},"page":"391-395","source":"Crossref","is-referenced-by-count":0,"title":["Global Routing Models"],"prefix":"10.1007","author":[{"given":"Martin","family":"Dan\u011bk","sequence":"first","affiliation":[]},{"given":"Zden\u011bk","family":"Muzik\u00e1\u0159","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"unstructured":"Dan\u011bk, M.: FPGA Analysis, Master thesis - CTU Prague, Faculty of Electrotechnical Engineering. Dept. of Computer Science and Engineering (May 1997)","key":"43_CR1"},{"unstructured":"Dan\u011bk, M., Serv\u00edt, M.: Xilinx XC4000 Global Routing Model and Signal Delay Estimation. In: DMMS 1997 Workshop, Budapest, pp. 213\u2013222 (1997)","key":"43_CR2"},{"unstructured":"Muzik\u00e1\u0159, Z.: Timing-Driven Layout Synthesis for fPGAS, PhD thesis - CTU Prague, Faculty of Electrotechnical Engineering, Dept. of Computer Science and Engineering (October 1997)","key":"43_CR3"},{"key":"43_CR4","first-page":"23","volume-title":"Field-Programmable Logic","author":"M.Z. Serv\u00edt","year":"1994","unstructured":"Serv\u00edt, M.Z., Muzik\u00e1\u0159, Z.: Integrated Layout Synthesis for FPGA\u2019s. In: Hartenstein, R.W., Serv\u00edt, M.Z. (eds.) Field-Programmable Logic, pp. 23\u201333. Springer, Heidelberg (1994)"},{"unstructured":"Tomkevi\u010dius, A., Muzik\u00e1\u0159, Z., Serv\u00edt, M.: Integrated Approach to Placement and Global Routing in Gate Arrays, Research report DC-94-04, CTU Prague, Faculty of Electrotechnical Engineering, Dept. of Computer Science and Engineering (1994)","key":"43_CR5"},{"unstructured":"XILINX \u2013 The Programmable Logic Data Book, San Jose (1994)","key":"43_CR6"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-48302-1_43","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,21]],"date-time":"2019-03-21T12:25:43Z","timestamp":1553171143000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-48302-1_43"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540664574","9783540483021"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-48302-1_43","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1999]]}}}