{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:17:21Z","timestamp":1725567441797},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540664574"},{"type":"electronic","value":"9783540483021"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/978-3-540-48302-1_56","type":"book-chapter","created":{"date-parts":[[2010,10,14]],"date-time":"2010-10-14T02:59:24Z","timestamp":1287025164000},"page":"475-480","source":"Crossref","is-referenced-by-count":2,"title":["A Concept for an Evaluation Framework for Reconfigurable Systems"],"prefix":"10.1007","author":[{"given":"Sergej","family":"Sawitzki","sequence":"first","affiliation":[]},{"given":"Rainer G.","family":"Spallek","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"56_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"439","DOI":"10.1007\/3-540-60294-1_138","volume-title":"Field-Programmable Logic and Applications","author":"S.A. Guccione","year":"1995","unstructured":"Guccione, S.A., Gonzalez, M.J.: Classification and Performance of Reconfigurable Architectures. In: Moore, W., Luk, W. (eds.) FPL 1995. LNCS, vol.\u00a0975, pp. 439\u2013448. Springer, Heidelberg (1995)"},{"key":"56_CR2","doi-asserted-by":"crossref","unstructured":"Wittig, R., Chow, P.: OneChip: An FPGA Processor With Reconfigurable Logic. In: Proceedings of FCCM 1996, pp. 126\u2013135 (April 1996)","DOI":"10.1109\/FPGA.1996.564773"},{"key":"56_CR3","unstructured":"DeHon, A.: Reconfigurable Architectures for General-Purpose Computing, Massachusetts Institute of Technology, Artificial Intelligence Laboratory, A. I. Technical Report No. 1586 (October 1996)"},{"key":"56_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"376","DOI":"10.1007\/BFb0055265","volume-title":"Field-Programmable Logic and Applications. From FPGAs to Computing Paradigm","author":"B. Radunovi\u0107","year":"1998","unstructured":"Radunovi\u0107, B., Multinovic, V.: A Survey of Reconfigurable Computing Architectures. In: Hartenstein, R.W., Keevallik, A. (eds.) FPL 1998. LNCS, vol.\u00a01482, pp. 376\u2013385. Springer, Heidelberg (1998)"},{"key":"56_CR5","unstructured":"Iseli, C.: Spyder: A Reconfigurable Processor Development System, Ph.D. thesis, D\u00e9partement d\u2019Informatique, \u00c9cole Polytechnique de Lausanne (1996)"},{"key":"56_CR6","unstructured":"Kress, R.: A Fast Reconfigurable ALU for Xputers, Ph.D. thesis, University of Kaiserslautern (1996)"},{"key":"56_CR7","doi-asserted-by":"crossref","unstructured":"Wirthlin, M.J.: Improving Functional Density Through Run-Time Circuit Reconfiguration, Ph.D. thesis, Brigham Young University (1997)","DOI":"10.1145\/258305.258316"},{"key":"56_CR8","doi-asserted-by":"crossref","unstructured":"K\u00f6hler, S., Sawitzki, S., Gratz, A., Spallek, R.G.: Digital Signal Processing with General Purpose Microprocessors, DSP and Reconfigurable Logic. In: Proceedings of IPPS\/SDPS 1999, Reconfigurable Architectures Workshop (April 1999)","DOI":"10.1007\/BFb0097958"},{"key":"56_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/BFb0055227","volume-title":"Field-Programmable Logic and Applications. From FPGAs to Computing Paradigm","author":"D. Robinson","year":"1998","unstructured":"Robinson, D., McGregor, G., Lysaght, P.: New CAD Framework Extends Simulation of Dynamically Reconfigurable Logic. In: Hartenstein, R.W., Keevallik, A. (eds.) FPL 1998. LNCS, vol.\u00a01482, pp. 1\u20138. Springer, Heidelberg (1998)"},{"key":"56_CR10","unstructured":"Sentovich, E.M., Singh, K.J., et al.: SIS: A System for Sequential Circuit Synthesis, Technical Report No. UCB\/ERL M92\/41, University of California, Berkeley (1992)"},{"key":"56_CR11","unstructured":"Wilson, C.: The SUIF Guide. Stanford University (1998)"},{"key":"56_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","volume-title":"Field Programmable Logic and Applications","author":"V. Betz","year":"1997","unstructured":"Betz, V., Rose, J.: VPR: A New Packing, Placement and Routing Tool for FPGA Research. In: Glesner, M., Luk, W. (eds.) FPL 1997. LNCS, vol.\u00a01304, pp. 213\u2013222. Springer, Heidelberg (1997)"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-48302-1_56","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,11]],"date-time":"2021-11-11T15:48:59Z","timestamp":1636645739000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-48302-1_56"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540664574","9783540483021"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-48302-1_56","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1999]]}}}