{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:17:16Z","timestamp":1725567436310},"publisher-location":"Berlin, Heidelberg","reference-count":7,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540664574"},{"type":"electronic","value":"9783540483021"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/978-3-540-48302-1_60","type":"book-chapter","created":{"date-parts":[[2010,10,14]],"date-time":"2010-10-14T06:59:24Z","timestamp":1287039564000},"page":"501-506","source":"Crossref","is-referenced-by-count":0,"title":["A Distributed, Scalable, Multi-layered Approach to Evolvable System Design Using FPGA\u2019s"],"prefix":"10.1007","author":[{"given":"Craig","family":"Slorach","sequence":"first","affiliation":[]},{"given":"Steve","family":"Fulton","sequence":"additional","affiliation":[]},{"given":"Ken","family":"Sharman","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"60_CR1","doi-asserted-by":"crossref","unstructured":"Slorach, C.G., Sharman, K.C.: A novel single chip evolutionary hardware design using FPGAs. In: Schewel, J. (ed.) Proc. Configurable Computing: Technology and Applications. SPIE \u2013 The International Society for Optical Engineering, Bellingham, WA, November 1998. SPIE, vol.\u00a03526, pp. 114\u2013123 (1998)","DOI":"10.1117\/12.327024"},{"key":"60_CR2","unstructured":"GAlib: A C++ Library of Genetic Algorithm Components (August 1996), http:\/\/lancet.mit.edu\/ga"},{"key":"60_CR3","series-title":"Lecture Notes in Computer Science","volume-title":"Field Programmable Logic and Applications","year":"1997","unstructured":"Luk, W., Peter, Y., Cheung, K., Glesner, M. (eds.): FPL 1997. LNCS, vol.\u00a01304. Springer, Heidelberg (1997)"},{"key":"60_CR4","doi-asserted-by":"crossref","unstructured":"Lechner, E., Guccione, S.A.: The Java environment for reconfigurable computing. In: [3], pp. 284\u2013293","DOI":"10.1007\/3-540-63465-7_233"},{"key":"60_CR5","unstructured":"Xilinx Inc., XC6200 Field Programmable Gate Arrays Datasheet V1.10, San Jose, CA (1997)"},{"key":"60_CR6","unstructured":"Slorach, C., Fulton, S., Sharman, K.: A Distributed Approach to Evolvable System Design using FPGA\u2019s. In: Proceedings of the 3rd World Multiconference on Systemics, Cybernetics and Informatics (SCI 1999) and 5th International Conference on Information Systems Analysis and Synthesis (ISAS 1999) (August 1999)"},{"key":"60_CR7","doi-asserted-by":"crossref","unstructured":"Nisbet, S., Guccione, S.A.: The XC6200DS development system. In: [3], pp. 61\u201368","DOI":"10.1007\/3-540-63465-7_211"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-48302-1_60","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,5]],"date-time":"2019-06-05T12:56:40Z","timestamp":1559739400000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-48302-1_60"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540664574","9783540483021"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-48302-1_60","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1999]]}}}