{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:17:24Z","timestamp":1725567444748},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540664574"},{"type":"electronic","value":"9783540483021"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/978-3-540-48302-1_8","type":"book-chapter","created":{"date-parts":[[2010,10,14]],"date-time":"2010-10-14T02:59:24Z","timestamp":1287025164000},"page":"71-80","source":"Crossref","is-referenced-by-count":0,"title":["Analysis and Optimization of 3-D FPGA Design Parameters"],"prefix":"10.1007","author":[{"given":"Silviu M. S. A.","family":"Chiricescu","sequence":"first","affiliation":[]},{"given":"M. Michael","family":"Vai","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"8_CR1","unstructured":"Zavracky, P., Zavracky, M., Vu, D.-P., Dingle, B.:"},{"key":"8_CR2","doi-asserted-by":"crossref","unstructured":"Leeser, M., Vai, M., Meleis, W., Chiricescu, S., Xu, W., Zavracky, P.: Rothko: A Three Dimensional FPGA. IEEE Design and Test (1998)","DOI":"10.1109\/54.655178"},{"key":"8_CR3","doi-asserted-by":"crossref","unstructured":"Chiricescu, S., Vai, M.: Design of a Three Dimensional FPGA for Reconfigurable Computing Machines. In: ACM\/SIGDA International Symposium on FPGAs (1998)","DOI":"10.1145\/275107.275150"},{"key":"8_CR4","unstructured":"Alexander, M., Cohoon, J., Colflesh, J., Karro, J., Robins, G.: Placement and Routing for three dimensional FPGAs. In: Fourth Canadian Workshop on Field- Programmable Devices (May 1996)"},{"key":"8_CR5","doi-asserted-by":"crossref","unstructured":"Bentz, V., Rose, J.: Vpr: A new packing, placement and Routing Tool for FPGA Research. In: Seventh International Workshop on Field-Programmable Logic and Applications (1997)","DOI":"10.1007\/3-540-63465-7_226"},{"key":"8_CR6","unstructured":"Yang, S.: Logic Synthesis and Optimization Benchmarks, Version 3.0. Microelectronics Centre of North Carolina (1991)"},{"key":"8_CR7","volume-title":"Department of Electrical Engineering and Computer Science","author":"E. Sentovitch","year":"1992","unstructured":"Sentovitch, E., Sangiovanni-Vincentelli, A., Brayton, R.: SIS: A System for Sequential Circuit Synthesis. In: Department of Electrical Engineering and Computer Science. University of California, Berkeley (1992)"},{"key":"8_CR8","doi-asserted-by":"crossref","unstructured":"Chiricescu, S., Vai, M.: A Three-Dimensional FPGA with an Integrated Memory for In-Application Reconfiguration Data. In: ISCAS (1998)","DOI":"10.1109\/ISCAS.1998.706884"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-48302-1_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,5]],"date-time":"2019-06-05T08:56:46Z","timestamp":1559725006000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-48302-1_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540664574","9783540483021"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-48302-1_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1999]]}}}