{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:17:09Z","timestamp":1725567429838},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540664574"},{"type":"electronic","value":"9783540483021"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/978-3-540-48302-1_9","type":"book-chapter","created":{"date-parts":[[2010,10,14]],"date-time":"2010-10-14T06:59:24Z","timestamp":1287039564000},"page":"81-90","source":"Crossref","is-referenced-by-count":3,"title":["Tabu Search: Ultra-Fast Placement for FPGAs"],"prefix":"10.1007","author":[{"given":"John M.","family":"Emmert","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dinesh K.","family":"Bhatia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"9_CR1","doi-asserted-by":"crossref","unstructured":"Callahan, T.J., Chong, P., DeHon, A., Wawrzynek, J.: Fast Module Mapping and Placement for Datapaths in FPGAs. In: ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, Feburary 1998, pp. 123\u2013132 (1998)","DOI":"10.1145\/275107.275132"},{"key":"9_CR2","doi-asserted-by":"crossref","unstructured":"Emmert, J.M., Bhatia, D.K.: A Methodology for Fast FPGA Floorplanning. In: ACM Seventh International Symposium on Field-Programmable Gate Arrays, Feburary 1999, pp. 47\u201356 (1999)","DOI":"10.1145\/296399.296427"},{"key":"9_CR3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-6089-0","volume-title":"Tabu Search","author":"F. Glover","year":"1997","unstructured":"Glover, F., Laguna, M.: Tabu Search. Kluwer Academic Publishers, Dordrecht (1997)"},{"key":"9_CR4","unstructured":"Altera Inc., http:\/\/www.altera.com"},{"key":"9_CR5","unstructured":"Xilinx Inc., http:\/\/www.xilinx.com"},{"key":"9_CR6","unstructured":"Lim, A.: Performance Driven Placement Using Tabu Search. Informatica\u00a07(1) (1996)"},{"key":"9_CR7","doi-asserted-by":"crossref","unstructured":"Mathur, A., Chen, K.C., Liu, C.L.: Re-engineering of Timing Constrained Placements for Regular Architectures. In: IEEE\/ACM International Conference on Computer Aided Design, November 1995, pp. 485\u2013490 (1995)","DOI":"10.1109\/ICCAD.1995.480161"},{"key":"9_CR8","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1361-8","volume-title":"Meta-heuristics: Theory and Applications","author":"I.H. Osman","year":"1996","unstructured":"Osman, I.H., Kelly, J.P.: Meta-heuristics: Theory and Applications. Kluwer Academic Publishers, Dordrecht (1996)"},{"key":"9_CR9","doi-asserted-by":"crossref","unstructured":"Sankar, Y., Rose, J.: Trading Quality for Compile Time: Ultra-Fast Placement for FPGAs. In: ACM Seventh International Symposium on Field-Programmable Gate Arrays, Feburary 1999, pp. 157\u2013166 (1999)","DOI":"10.1145\/296399.296449"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-48302-1_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,5]],"date-time":"2019-06-05T12:56:26Z","timestamp":1559739386000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-48302-1_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540664574","9783540483021"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-48302-1_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1999]]}}}