{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:15:23Z","timestamp":1725567323929},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540657170"},{"type":"electronic","value":"9783540490517"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/978-3-540-49051-7_18","type":"book-chapter","created":{"date-parts":[[2010,10,13]],"date-time":"2010-10-13T07:36:53Z","timestamp":1286955413000},"page":"259-273","source":"Crossref","is-referenced-by-count":4,"title":["Virtual Cache Line: A New Technique to Improve Cache Exploitation for Recursive Data Structures"],"prefix":"10.1007","author":[{"given":"Shai","family":"Rubin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Bernstein","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Rodeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"18_CR1","unstructured":"Mowry, T.C.: Tolerating-Latency Through Software-Controlled Data Prefetching. Ph.D. thesis, Stanford University (1994)"},{"key":"18_CR2","unstructured":"Bennet, J.E., Flynn, M.J.: Reducing Cache Miss Rates Using Prediction Caches. Stanford University, CSL-TR-96-707 (1996)"},{"key":"18_CR3","unstructured":"Pentium Processor Family Developer Manual Vol 3. Intel, Edition (1995)"},{"key":"18_CR4","unstructured":"Shanley, T.: PowerPc 601 Architecture. MindShare Press (1994)"},{"key":"18_CR5","doi-asserted-by":"crossref","unstructured":"Luk, C.-K., Mowry, T.C.: Compiler-Based Prefetching for Recursive Data structures. In: Proceeding of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems (1996)","DOI":"10.1145\/237090.237190"},{"key":"18_CR6","doi-asserted-by":"crossref","unstructured":"Gupta, J., Hennessy, K., Gharachorloo, T.: Comparative Evaluation of Latency Reducing and Tolerating Techniques. In: Proceedings of the 18th Annual International Symposium on Computer Architecture (1991)","DOI":"10.1145\/115952.115978"},{"key":"18_CR7","doi-asserted-by":"crossref","unstructured":"Lebeck, A.R., Wood, D.A.: Cache Profiling and the SPEC Bencmark. A Case Study. IEEE Computer\u00a027(10) (October 1994)","DOI":"10.1109\/2.318580"},{"key":"18_CR8","volume-title":"STL Tutorial and Reference Guide.","author":"R. Musser","year":"1995","unstructured":"Musser, R., Saini, A.: STL Tutorial and Reference Guide. Addison Wesley, Reading (1995)"},{"key":"18_CR9","doi-asserted-by":"crossref","unstructured":"Shapiro, M., Horwitz, S.: Fast and Accurate Flow-Intensive Points to Analysis. In: Conference Record of the 24th ACM Symposium on Principles of Programming Languages (1997)","DOI":"10.1145\/263699.263703"},{"key":"18_CR10","doi-asserted-by":"crossref","unstructured":"Sagiv, T.R., Wilhem, R.: Solving Shape-analysis Problems in Languages with destructive Updating. In: Conference Record of the 23th ACM Symposium on Principles of Programming Languages (1996)","DOI":"10.1145\/237721.237725"},{"key":"18_CR11","unstructured":"Bernstein, D., Cohen, D., Freund, A., Mayden, D.: Compiler Techniques for Data Prefetching on the PowerPC. In: Proceedings of the International Conference of Parallel Architectures and Compilation Techniques (June 1995)"},{"key":"18_CR12","doi-asserted-by":"crossref","unstructured":"Callahan, D., Kennedy, K., Porterfield, A.: Software Prefetching. In: Proceeding of the 2sc International Conference on Architectural Support for Programming Languages and Operating Systems (1991)","DOI":"10.1145\/106972.106979"},{"issue":"3","key":"18_CR13","doi-asserted-by":"publisher","first-page":"173","DOI":"10.1007\/BF00288683","volume":"1","author":"R. Bayer","year":"1972","unstructured":"Bayer, R., McCreight, E.M.: Organization and Maintenance of Large Ordered Indexes. Acta Informatica\u00a01(3), 173\u2013189 (1972)","journal-title":"Acta Informatica"},{"key":"18_CR14","doi-asserted-by":"crossref","unstructured":"Pettis, K., Hansen, R.C.: Profile Guided Code Positionig. In: proceeding of the ACM SIGPLAN Conference on Programming Language Design and Implementation (1990)","DOI":"10.1145\/93542.93550"},{"key":"18_CR15","doi-asserted-by":"crossref","unstructured":"Sagiv, M., Reps, T., Wilhelm, R.: Parametric shape analysis via 3-valued logic. To appear Conference Record of the Twenty-Sixth ACM Symposium on Principles of Programming Languages, New York (1999)","DOI":"10.1145\/292540.292552"},{"key":"18_CR16","unstructured":"Chilimbi, T., Larus, J., Hill, M.: Improving Pointer-Based Codes Through Cache-Conscious Data Placement, Wisconsin University Technical Report CS-TR-98-1365 (1998)"},{"key":"18_CR17","doi-asserted-by":"crossref","unstructured":"Calder, B., Krintz, C., John, S., Austin, T.: Cache-Conscious Data Placement. In: 8th International Conference on Architectural Support for Programming Languages and Operating Systems (1998)","DOI":"10.1145\/291069.291036"},{"key":"18_CR18","doi-asserted-by":"crossref","unstructured":"Hwu, W.W., Chang, P.P.: Achieving High Instruction Cache Performance with an Optimizing Compiler. In: Proceedings of the 16th International Symposium on Computer Architecture (1989)","DOI":"10.1145\/74925.74953"},{"key":"18_CR19","doi-asserted-by":"crossref","unstructured":"Lam, M.: Software Pipelining: An Effective Scheduling Technique for VLIW Machines. In: Proceedings of the SIGPLAN Annual Symposium (1988)","DOI":"10.1145\/53990.54022"},{"key":"18_CR20","doi-asserted-by":"crossref","unstructured":"Lam, M.S., Rothberg, E.E., Wolf, M.E.: The Cache Performance and Optimizations of Blocked Algorithms. In: Proceeding of the 2sc International Conference on Architectural Support for Programming Languages and Operating Systems (1991)","DOI":"10.1145\/106972.106981"},{"key":"18_CR21","doi-asserted-by":"crossref","unstructured":"Chilimbi, T.M., Larus, J.R.: Using Generational Garbage Collection to Implement Cache-Conscious Data Placement. In: The International Symposium on Memory Management (1998)","DOI":"10.1145\/286860.286865"}],"container-title":["Lecture Notes in Computer Science","Compiler Construction"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-49051-7_18","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,5]],"date-time":"2019-06-05T08:12:14Z","timestamp":1559722334000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-49051-7_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540657170","9783540490517"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-49051-7_18","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1999]]}}}