{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:15:30Z","timestamp":1725567330670},"publisher-location":"Berlin, Heidelberg","reference-count":29,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540657170"},{"type":"electronic","value":"9783540490517"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/978-3-540-49051-7_9","type":"book-chapter","created":{"date-parts":[[2010,10,13]],"date-time":"2010-10-13T11:36:53Z","timestamp":1286969813000},"page":"122-136","source":"Crossref","is-referenced-by-count":9,"title":["Code Optimization by Integer Linear Programming"],"prefix":"10.1007","author":[{"given":"Daniel","family":"K\u00e4stner","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Langenbach","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"unstructured":"Analog Devices. ADSP-2106x SHARC User\u2019s Manual (1995)","key":"9_CR1"},{"doi-asserted-by":"crossref","unstructured":"Arya, S.: An Optimal Instruction Scheduling Model for a Class of Vector Processors. IEEE Transactions on Computers\u00a0C-34 (November 1985)","key":"9_CR2","DOI":"10.1109\/TC.1985.1676531"},{"unstructured":"Bieker, U., Bashford, S.: Scheduling, Compaction and Binding in a Retargetable Code Generator Using Constraint Logic Programming. In: 4. GI\/ITG\/GME Workshop \u201dMethoden des Entwurfs und der Verifikation digitaler Systeme\u201d, Kreischa, Germany (March 1996)","key":"9_CR3"},{"unstructured":"Bradlee, D.G.: Retargetable Instruction Scheduling for Pipelined Processors. Phd thesis, Technical Report 91-08-07, University of Washington (1991)","key":"9_CR4"},{"issue":"3","key":"9_CR5","doi-asserted-by":"publisher","first-page":"428","DOI":"10.1145\/177492.177575","volume":"16","author":"P. Briggs","year":"1994","unstructured":"Briggs, P., Cooper, K., Torczon, L.: Improvements to Graph Coloring Register Allocation. ACM Transactions on Programming Languages and Systems\u00a016(3), 428\u2013455 (1994)","journal-title":"ACM Transactions on Programming Languages and Systems"},{"doi-asserted-by":"crossref","unstructured":"Callahan, D., Koblenz, B.: Register Allocation via Hierarchical Graph Coloring. In: Proceedings of the ACM PLDI Conference, pp. 192\u2013202 (1991)","key":"9_CR6","DOI":"10.1145\/113445.113462"},{"issue":"4","key":"9_CR7","doi-asserted-by":"publisher","first-page":"456","DOI":"10.1109\/92.335014","volume":"2","author":"S. Chaudhuri","year":"1994","unstructured":"Chaudhuri, S., Walker, R.A., Mitchell, J.E.: Analyzing and Exploiting the Structure of the Constraints in the ILP-Approach to the Scheduling Problem. IEEE Transactions on Very Large Scale Integration (VLSI) System\u00a02(4), 456\u2013471 (1994)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) System"},{"issue":"7","key":"9_CR8","doi-asserted-by":"crossref","first-page":"478","DOI":"10.1109\/TC.1981.1675827","volume":"-30","author":"J.A. Fisher","year":"1981","unstructured":"Fisher, J.A.: Trace Scheduling: A Technique for Global Microcode Compaction. IEEE Transactions on Computers\u00a0C-30(7), 478\u2013490 (1981)","journal-title":"IEEE Transactions on Computers C"},{"key":"9_CR9","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-4018-2","volume-title":"Optimal VLSI Architectural Synthesis","author":"C.H. Gebotys","year":"1992","unstructured":"Gebotys, C.H., Elmasry, M.I.: Optimal VLSI Architectural Synthesis. Kluwer Academic, Dordrecht (1992)"},{"doi-asserted-by":"crossref","unstructured":"Gebotys, C.H., Elmasry, M.I.: Global Optimization Aproach for Architectural Synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a0CAD-12(9), 1266\u20131278 (1993)","key":"9_CR10","DOI":"10.1109\/43.240074"},{"doi-asserted-by":"crossref","unstructured":"Govindarajan, R., Altman, E.R., Gao, G.R.: A Framework for Resource Constrained Rate Optimal Software Pipelining. IEEE Transactions on Parallel and Distributed Systems\u00a07(11) (November 1996)","key":"9_CR11","DOI":"10.1109\/71.544355"},{"issue":"4","key":"9_CR12","doi-asserted-by":"publisher","first-page":"421","DOI":"10.1109\/32.54294","volume":"16","author":"R. Gupta","year":"1990","unstructured":"Gupta, R., Soffa, M.L.: Region scheduling: An approach for detecting and redistributing parallelism. IEEE Transactions on Software Engineering\u00a016(4), 421\u2013431 (1990)","journal-title":"IEEE Transactions on Software Engineering"},{"key":"9_CR13","volume-title":"Proceedings of the DAC 1998","author":"S. Hanono","year":"1998","unstructured":"Hanono, S., Devadas, S.: Instruction Scheduling, Resource Allocation, and Scheduling in the AVIV Retargetable Code Generator. In: Proceedings of the DAC 1998, San Francisco, California. ACM, New York (1998)"},{"unstructured":"K\u00e4stner, D.: Instruktionsanordnung und Registerallokation auf der Basis ganzzahliger linearer Programmierung f\u00fcr den digitalen Signalprozessor ADSP-2106x. Master\u2019s thesis, University of the Saarland (1997)","key":"9_CR14"},{"unstructured":"K\u00e4stner, D., Langenbach, M.: Integer Linear Programming vs. Graph Based Methods in Code Generation. Technical Report A\/01\/98, University of the Saarland, Saarbr\u00fccken, Germany (January 1998)","key":"9_CR15"},{"issue":"3","key":"9_CR16","doi-asserted-by":"publisher","first-page":"261","DOI":"10.1145\/356819.356822","volume":"12","author":"D. Landskov","year":"1980","unstructured":"Landskov, D., Davidson, S., Shriver, B., Mallet, P.W.: Local Microcode Compaction Techniques. ACM Computing Surveys\u00a012(3), 261\u2013294 (1980)","journal-title":"ACM Computing Surveys"},{"unstructured":"Langenbach, M.: Instruktionsanordnung unter Verwendung graphbasierter Algorithmen f\u00fcr den digitalen Signalprozessor ADSP-2106x. Master\u2019s thesis, University of the Saarland (1997)","key":"9_CR17"},{"key":"9_CR18","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-2570-4","volume-title":"Retargetable Code Generation for Digital Signal Processors","author":"R. Leupers","year":"1997","unstructured":"Leupers, R.: Retargetable Code Generation for Digital Signal Processors. Kluwer Academic Publishers, Dordrecht (1997)"},{"unstructured":"Nemhauser, G.L., Rinnooy Kan, A.H.G., Todd, M.J. (eds.): Handbooks in Operations Research and Management Science, vol.\u00a01. North-Holland, Amsterdam (1989)","key":"9_CR19"},{"key":"9_CR20","doi-asserted-by":"crossref","DOI":"10.1002\/9781118627372","volume-title":"Integer and Combinatorial Optimization.","author":"G.L. Nemhauser","year":"1988","unstructured":"Nemhauser, G.L., Wolsey, L.A.: Integer and Combinatorial Optimization. John Wiley and Sons, New York (1988)"},{"key":"9_CR21","first-page":"614","volume-title":"International Conference on Parallel Processing,","author":"A. Nicolau","year":"1985","unstructured":"Nicolau, A.: Uniform parallelism exploitation in ordinary programs. In: International Conference on Parallel Processing, pp. 614\u2013618. IEEE Computer Society Press, Los Alamitos (1985)"},{"key":"9_CR22","volume-title":"Combinatorial Optimization, Algorithms and Complexity.","author":"C.H. Papadimitriou","year":"1982","unstructured":"Papadimitriou, C.H., Steiglitz, K.: Combinatorial Optimization, Algorithms and Complexity. Prentice-Hall, Englewood Cliffs (1982)"},{"key":"9_CR23","first-page":"318","volume-title":"Combinatorial Optimization, Algorithms and Complexity, ch-13","author":"C.H. Papadimitriou","year":"1982","unstructured":"Papadimitriou, C.H., Steiglitz, K.: Combinatorial Optimization, Algorithms and Complexity, ch-13, pp. 318\u2013322. Prentice-Hall, Englewood Cliffs (1982)"},{"doi-asserted-by":"crossref","unstructured":"Ruttenberg, J., Gao, G.R., Stoutchinin, A., Lichtenstein, W.: Software Pipelining Showdown: Optimal vs. Heuristic Methods in a Production Compiler. In: Proceedings of the 1996 ACM SIGPLAN Conference on Programming Languages Design and Implementation (PLDI 1996), vol. 31(5), May 1996, pp. 1\u201311 (1996)","key":"9_CR24","DOI":"10.1145\/231379.231385"},{"doi-asserted-by":"crossref","unstructured":"Saghir, M.A.R., Chow, P., Lee, C.G.: Exploiting Dual Data-Memory Banks in Digital Signal Processors (1996), http:\/\/www.eecg.toronto.edu\/~saghir\/papers\/asplos7.ps","key":"9_CR25","DOI":"10.1145\/237090.237193"},{"unstructured":"SPAM Research Group, http:\/\/www.ee.princeton.edu\/spam SPAM Compiler User\u2019s Manual (September 1997)","key":"9_CR26"},{"unstructured":"Sudarsanam, A.: Code Optimization Libraries for Retargetable Compilation for Embedded Digital Signal Processors. PhD thesis, University of Princeton (November 1998)","key":"9_CR27"},{"key":"9_CR28","first-page":"103","volume-title":"Code Generation for Embedded Processors, ch. 6","author":"T. Wilson","year":"1995","unstructured":"Wilson, T., Grewal, G., Henshall, S., Banerji, D.: An ILP-Based Approach to Code Generation. In: Marwedel, P., Goossens, G. (eds.) Code Generation for Embedded Processors, ch. 6, pp. 103\u2013118. Kluwer, Dordrecht (1995)"},{"unstructured":"Zhang, L.: SILP. Scheduling and Allocating with Integer Linear Programming. PhD thesis, University of the Saarland, Technical Faculty (1996)","key":"9_CR29"}],"container-title":["Lecture Notes in Computer Science","Compiler Construction"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-49051-7_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,31]],"date-time":"2024-03-31T09:57:55Z","timestamp":1711879075000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-49051-7_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540657170","9783540490517"],"references-count":29,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-49051-7_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1999]]}}}