{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,30]],"date-time":"2025-01-30T13:40:24Z","timestamp":1738244424211,"version":"3.34.0"},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540681052"},{"type":"electronic","value":"9783540681113"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-68111-3_15","type":"book-chapter","created":{"date-parts":[[2008,5,28]],"date-time":"2008-05-28T16:27:12Z","timestamp":1211992032000},"page":"137-147","source":"Crossref","is-referenced-by-count":7,"title":["Parallel Implementation of Cholesky LL T -Algorithm in FPGA-Based Processor"],"prefix":"10.1007","author":[{"given":"Oleg","family":"Maslennikow","sequence":"first","affiliation":[]},{"given":"Volodymyr","family":"Lepekha","sequence":"additional","affiliation":[]},{"given":"Anatoli","family":"Sergiyenko","sequence":"additional","affiliation":[]},{"given":"Adam","family":"Tomas","sequence":"additional","affiliation":[]},{"given":"Roman","family":"Wyrzykowski","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"15_CR1","unstructured":"Underwood, K.D., Hemmert, K.S.: Closing the Gap: CPU and FPGA Trends in Sustained Floating Point BLAS Performance. In: Proc. IEEE Symp. Field Programmable Custom Computing Machines, FCCM-(2004)"},{"key":"15_CR2","doi-asserted-by":"crossref","unstructured":"Dou, Y., Vassiliadis, S., Kuzmanov, G.K., Gaydadjiev, G.N.: 64-bit Floating Point FPGA Matrix Multiplication. In: ACM\/SIGDA 13-th Int. Symp. on Field Programmable Gate Arrays, FPGA-2005, pp. 86\u201395 (2005)","DOI":"10.1145\/1046192.1046204"},{"key":"15_CR3","unstructured":"Johnson, J., Nagvajara, P., Nwankpa, C.: High-Performance Linear Algebra Processor using FPGA. In: Proc. High Performance Embedded Computing, HPEC 2003 (2003)"},{"key":"15_CR4","doi-asserted-by":"crossref","unstructured":"El-Kurdi, Y., Gross, W.J., Giannacopoulos, D.: Sparse Matrix-Vector Multiplication for Finite Element Method Matrices on FPGAs. In: Proc. 14th IEEE Symp. on Field-Programmable Custom Computing Machines FCCM 2006 (2006)","DOI":"10.1109\/FCCM.2006.65"},{"key":"15_CR5","doi-asserted-by":"crossref","unstructured":"Beauchamp, M.J., Hauck, S., Underwood, K.D., Hemmert, K.S.: Embedded Floating-Point Units in FPGAs. In: Proc. ACM Int. Symp. on Field Programmable Gate Arrays, Monterey, CA (2006)","DOI":"10.1145\/1117201.1117204"},{"key":"15_CR6","doi-asserted-by":"crossref","unstructured":"Durbano, J.P., Ortiz, F.E., Humphrey, J.R., Prather, D.W.: FPGA-Based Acceleration of the 3D Finite-Difference Time-Domain Method. In: Proc. 12-th IEEE Symp. on Field-Programmable Custom Computing Machines FCCM 2004 (2004)","DOI":"10.1109\/FCCM.2004.37"},{"key":"15_CR7","unstructured":"Xilinx Floating-point Operators v2.0 DS335, Xilinx (2006), http:\/\/www.xilinx.com"},{"key":"15_CR8","unstructured":"Storaasli, O.: Scientific Applications on a NASA Reconfigurable Hypercomputer. In: Proc. 5-th MAPLD Conf. (2002)"},{"key":"15_CR9","unstructured":"Strenski, D.: Computational Bottlenecks and Hardware Decisions for FPGAs. FPGA and Structured ASIC Journal\u00a0(14), 1\u201320 (2006)"},{"key":"15_CR10","doi-asserted-by":"crossref","unstructured":"Craven, S., Athanas, P.: Examining the Viability of FPGA Supercomputing. EURASIP Journal on Embedded Systems\u00a0(2) (2007)","DOI":"10.1155\/2007\/93652"},{"key":"15_CR11","doi-asserted-by":"crossref","unstructured":"Lienhart, G., Kugel, A., M\u00e4nner, R.: Using floating-point arithmetic on FPGAs to accelerate scientific n-body simulations. In: Proc. 10-th Ann. IEEE Symp. on Field-Programmable Custom Computing Machines, FCCM 2002, p. 182 (2002)","DOI":"10.1109\/FPGA.2002.1106673"},{"key":"15_CR12","doi-asserted-by":"crossref","unstructured":"Strzodka, R., Goddeke, D.: Pipelined Mixed Precision Algorithms on FPGAs for Fast and Accurate PDE. Solvers from Low Precision Components. In: Proc. Field-Programmable Custom Computing Machines (2006)","DOI":"10.1109\/FCCM.2006.57"},{"key":"15_CR13","doi-asserted-by":"crossref","unstructured":"Matousek, R., Tichy, M., Phol, Z., Kadlec, J., Softley, C., Coleman, N.: Logarithmic number systems and floating-point arithmetics on FPGA. In: Proc. 12-th Int. Conf. on Field Programmable Logic and Applications, London, pp. 627\u2013636 (2002)","DOI":"10.1007\/3-540-46117-5_65"},{"key":"15_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1007\/978-3-540-24669-5_5","volume-title":"Parallel Processing and Applied Mathematics","author":"O. Maslennikow","year":"2004","unstructured":"Maslennikow, O., Shevtshenko, J., Sergyienko, A.: Configurable Microprocessor Array for DSP applications. In: Wyrzykowski, R., Dongarra, J., Paprzycki, M., Wa\u015bniewski, J. (eds.) PPAM 2004. LNCS, vol.\u00a03019, pp. 36\u201341. Springer, Heidelberg (2004)"},{"key":"15_CR15","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"526","DOI":"10.1007\/11752578_63","volume-title":"Parallel Processing and Applied Mathematics","author":"O. Maslennikow","year":"2006","unstructured":"Maslennikow, O., Sergyienko, A., Lepekha, V.: FPGA Implementation of the Conjugate Gradient Method. In: Wyrzykowski, R., Dongarra, J., Meyer, N., Wa\u015bniewski, J. (eds.) PPAM 2005. LNCS, vol.\u00a03911, pp. 526\u2013533. Springer, Heidelberg (2006)"},{"key":"15_CR16","first-page":"642","volume-title":"Matrix Computations","author":"G.G. Golub","year":"1989","unstructured":"Golub, G.G., Van Loan, C.F.: Matrix Computations, 2nd edn., p. 642. J. Hopkins Univ. Press, Baltimore (1989)","edition":"2"},{"key":"15_CR17","doi-asserted-by":"crossref","unstructured":"Irvin, M.J., Smith, D.R.: A rational arithmetic processor. In: Proc. 5-th Symp. Comput. Arithmetic, pp. 241\u2013244 (1981)","DOI":"10.1109\/ARITH.1981.6159277"},{"key":"15_CR18","first-page":"217","volume-title":"Engineering Simulation","author":"R. Wyrzykowski","year":"1997","unstructured":"Wyrzykowski, R., Kanevski, J., Maslennikova, N., Maslennikov, O., Ovramenko, S.: Formalized Construction Method of Array Functional Graphs for Regular Algorithms. In: Engineering Simulation, vol.\u00a014, pp. 217\u2013232. Gordon and Breach Science Publishers, England (1997)"},{"key":"15_CR19","volume-title":"VLSI Array Processors","author":"S.Y. Kung","year":"1988","unstructured":"Kung, S.Y.: VLSI Array Processors. Prentice-Hall, Englewood Cliffs (1988)"},{"key":"15_CR20","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3610-9","volume-title":"Matrix Computation on Systolic-Type Arrays","author":"J.H. Moreno","year":"1992","unstructured":"Moreno, J.H., Lang, T.: Matrix Computation on Systolic-Type Arrays. Kluwer Acad. Publ., Boston (1992)"},{"key":"15_CR21","volume-title":"Systolic Algorithms and Architectures","author":"P. Quinton","year":"1991","unstructured":"Quinton, P., Robert, Y.: Systolic Algorithms and Architectures. Prentice-Hall, Engl. Cliffs (1991)"},{"key":"15_CR22","volume-title":"Parallel Algorithms and Architectures","author":"M. Cosnard","year":"1995","unstructured":"Cosnard, M., Trystram, D.: Parallel Algorithms and Architectures. Int. Thomson Computer Press, Boston (1995)"}],"container-title":["Lecture Notes in Computer Science","Parallel Processing and Applied Mathematics"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-68111-3_15.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,30]],"date-time":"2025-01-30T13:07:30Z","timestamp":1738242450000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-68111-3_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540681052","9783540681113"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-68111-3_15","relation":{},"subject":[]}}