{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:07:58Z","timestamp":1771700878203,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":23,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540681595","type":"print"},{"value":"9783540681649","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-68164-9_2","type":"book-chapter","created":{"date-parts":[[2008,5,30]],"date-time":"2008-05-30T10:48:34Z","timestamp":1212144514000},"page":"16-26","source":"Crossref","is-referenced-by-count":63,"title":["Implementation of the AES-128 on Virtex-5 FPGAs"],"prefix":"10.1007","author":[{"given":"Philippe","family":"Bulens","sequence":"first","affiliation":[]},{"given":"Fran\u00e7ois-Xavier","family":"Standaert","sequence":"additional","affiliation":[]},{"given":"Jean-Jacques","family":"Quisquater","sequence":"additional","affiliation":[]},{"given":"Pascal","family":"Pellegrin","sequence":"additional","affiliation":[]},{"given":"Ga\u00ebl","family":"Rouvroy","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"2_CR1","unstructured":"National Institute\u00a0of Standards and Technology. Advanced Encryption Standard (AES). Federal Information Processing Standards Publications \u2013 FIPS 197 (November 2001), http:\/\/csrc.nist.gov\/publications\/fips\/fips197\/fips-197.pdf"},{"key":"2_CR2","doi-asserted-by":"crossref","unstructured":"J\u00e4rvinen, K., Tommiska, M., Skytt\u00e4, J.: Comparative survey of high-performance cryptographic algorithm implementations on FPGAs. In: IEE Proceedings on Information Security, vol.\u00a0152, pp. 3\u201312 (October 2005)","DOI":"10.1049\/ip-ifs:20055004"},{"key":"2_CR3","unstructured":"Digital Cinema Initiative. DCI System Specification, V1.0 (July 20, 2005)"},{"key":"2_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"334","DOI":"10.1007\/978-3-540-45238-6_27","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2003","author":"F.-X. Standaert","year":"2003","unstructured":"Standaert, F.-X., Rouvroy, G., Quisquater, J.-J., Legat, J.-D.: Efficient Implementation of Rijndael in Reconfigurable Hardware: Improvements and Design Tradeoffs. In: D.Walter, C., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2003. LNCS, vol.\u00a02779, pp. 334\u2013350. Springer, Heidelberg (2003)"},{"key":"2_CR5","unstructured":"Rijmen, V.: Efficient implementation of the Rijndael S-box, www.citeseer.ist.psu.edu\/rijmen00efficient.html"},{"key":"2_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1007\/3-540-44709-1_16","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2001","author":"A. Rudra","year":"2001","unstructured":"Rudra, A., Dubey, P.K., Jutla, C.S., Kumar, V., Rao, J.R., Rohatgi, P.: Efficient rijndael encryption implementation with composite field arithmetic. In: Ko\u00e7, \u00c7.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol.\u00a02162, pp. 171\u2013184. Springer, Heidelberg (2001)"},{"key":"2_CR7","doi-asserted-by":"crossref","unstructured":"Hodjat, A., Verbauwhede, I.: A 21.54 Gbits\/s Fully Pipelined AES coprocessor on FPGA. In: 12th Annual IEEE Symposium on Field Programmable Custom Computing Machine, FCCM 2004, April 2004, pp. 308\u2013309 (2004)","DOI":"10.1109\/FCCM.2004.1"},{"key":"2_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"292","DOI":"10.1007\/978-3-540-45234-8_29","volume-title":"Field Programmable Logic and Application","author":"G.P. Saggese","year":"2003","unstructured":"Saggese, G.P., Mazzeo, A., Mazzocca, N., Strollo, A.G.M.: An FPGA-based Performance Analysis of the Unrolling, Tiling and Pipelining of the AES Algorithm. In: Cheung, P.Y.K., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol.\u00a02778, pp. 292\u2013302. Springer, Heidelberg (2003)"},{"key":"2_CR9","doi-asserted-by":"crossref","unstructured":"McLoone, M., McCanny, J.V.: Rijndeal FPGA Implementation Utilizing Look-Ups Tables. In: IEEE Workshop on Signal Processing Systems \u2014 SIPS 2001, September 2001, pp. 349\u2013360 (2001)","DOI":"10.1109\/SIPS.2001.957363"},{"key":"2_CR10","doi-asserted-by":"publisher","first-page":"583","DOI":"10.1109\/ITCC.2004.1286716","volume-title":"International Symposium on Information Technology: Coding and Computing, ITCC 2004","author":"G. Rouvroy","year":"2004","unstructured":"Rouvroy, G., Standaert, F.-X., Quisquater, J.-J., Legat, J.-D.: Compact and Efficient Encryption\/Decryption Module for FPGA Implementation of the AES Rijndael Well Suited for Small Embedded Applications. In: International Symposium on Information Technology: Coding and Computing, ITCC 2004, April 2004, pp. 583\u2013587. IEEE Computer Society Press, Los Alamitos (2004)"},{"key":"2_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"427","DOI":"10.1007\/11545262_31","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"M. Good","year":"2005","unstructured":"Good, M., Benaissa, M.: AES on FPGA from the Fastest to the Smallest. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol.\u00a03659, pp. 427\u2013440. Springer, Heidelberg (2005)"},{"key":"2_CR12","doi-asserted-by":"crossref","unstructured":"Standaert, F.-X., Rouvroy, G., Quisquater, J.-J., Legat, J.-D.: A Methodology to Implement Block Ciphers in Reconfigurable Hardware and its Application to Fast and Compact AES RIJNDAEL. In: 11th ACM International Symposium on Field-Programmable Gate Arrays \u2014 FPGA 2003, February 2003, pp. 216\u2013224 (2003)","DOI":"10.1145\/611817.611849"},{"key":"2_CR13","doi-asserted-by":"crossref","first-page":"575","DOI":"10.1007\/978-3-540-30117-2_59","volume-title":"Field-Programmable Logic and Applications","author":"J. Zambreno","year":"2004","unstructured":"Zambreno, J., Nguyen, D., Choudary, A.: Exploring Area\/Delay Tradeoffs in an AES FPGA Implementation. In: Becker, J., Platzner, M., Vernalde, S. (eds.) Field-Programmable Logic and Applications, August\u2013September 2004, pp. 575\u2013585. Springer, Heidelberg (2004)"},{"key":"2_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"227","DOI":"10.1007\/978-3-540-74735-2_16","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2007","author":"S. Lemsitzer","year":"2007","unstructured":"Lemsitzer, S., Wolkerstorfer, J., Felbert, N., Braendli, M.: Multi-gigabit GCM-AES Architecture Optimized for FPGAs. In: Paillier, P., Verbauwhede, I. (eds.) CHES 2007. LNCS, vol.\u00a04727, pp. 227\u2013238. Springer, Heidelberg (2007)"},{"key":"2_CR15","unstructured":"Helion, http:\/\/www.heliontech.com"},{"key":"2_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"441","DOI":"10.1007\/11545262_32","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"D. Canright","year":"2005","unstructured":"Canright, D.: A Very Compact S-box for AES. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol.\u00a03659, pp. 441\u2013456. Springer, Heidelberg (2005)"},{"key":"2_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"319","DOI":"10.1007\/978-3-540-45238-6_26","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2003","author":"P. Chodowiec","year":"2003","unstructured":"Chodowiec, P., Gaj, K.: Very Compact FPGA Implementation of the AES Algorithm. In: Walter, C.D., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2003. LNCS, vol.\u00a02779, pp. 319\u2013333. Springer, Heidelberg (2003)"},{"key":"2_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"357","DOI":"10.1007\/978-3-540-28632-5_26","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2004","author":"M. Feldhofer","year":"2004","unstructured":"Feldhofer, M., Dominikus, S., Wolkerstorfer, J.: Strong Authentication for RFID Systems Using the AES Algorithms. In: Joye, M., Quisquater, J.-J. (eds.) CHES 2004. LNCS, vol.\u00a03156, pp. 357\u2013370. Springer, Heidelberg (2004)"},{"key":"2_CR19","unstructured":"IP\u00a0Cores, http:\/\/ipcores.com\/index.htm"},{"key":"2_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1007\/3-540-44709-1_7","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2001","author":"M. McLoone","year":"2001","unstructured":"McLoone, M., McCanny, J.V.: High Performance Single-Chip FPGA Rijndael Algorithm Implementation. In: Ko\u00e7, \u00c7.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol.\u00a02162, pp. 65\u201376. Springer, Heidelberg (2001)"},{"key":"2_CR21","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"152","DOI":"10.1007\/3-540-44687-7_16","volume-title":"Field-Programmable Logic and Applications","author":"M. McLoone","year":"2001","unstructured":"McLoone, M., McCanny, J.V.: Single-Chip FPGA Implementation of the Advanced Encryption Standard Algorithm. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol.\u00a02147, pp. 152\u2013161. Springer, Heidelberg (2001)"},{"key":"2_CR22","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"304","DOI":"10.1007\/978-3-540-45238-6_25","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2003","author":"A. Satoh","year":"2003","unstructured":"Satoh, A., Morioka, S.: Unified Hardware Architecture for the 128-bit Block Ciphers AES and Camellia. In: Walter, C.D., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2003. LNCS, vol.\u00a02779, pp. 304\u2013318. Springer, Heidelberg (2003)"},{"key":"2_CR23","doi-asserted-by":"crossref","unstructured":"Saqib, N.A., Rodr\u00edquez-Hendr\u00edquez, F., D\u00edaz-P\u00e9rez, A.: AES Algorithm Implementation\u2013An Efficient Approach for Sequential and Pipeline Architectures. In: 4th Mexican International Computer Science \u2014 ENC 2003, September 2003, pp. 126\u2013130 (2003)","DOI":"10.1109\/ENC.2003.1232885"}],"container-title":["Lecture Notes in Computer Science","Progress in Cryptology \u2013 AFRICACRYPT 2008"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-68164-9_2.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,30]],"date-time":"2025-01-30T14:12:24Z","timestamp":1738246344000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-68164-9_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540681595","9783540681649"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-68164-9_2","relation":{},"subject":[]}}