{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,31]],"date-time":"2025-01-31T05:16:15Z","timestamp":1738300575687,"version":"3.35.0"},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540682356"},{"type":"electronic","value":"9783540682370"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-68237-0_20","type":"book-chapter","created":{"date-parts":[[2008,6,4]],"date-time":"2008-06-04T05:36:00Z","timestamp":1212557760000},"page":"278-293","source":"Crossref","is-referenced-by-count":5,"title":["A Schedulerless Semantics of TLM Models Written in SystemC Via Translation into LOTOS"],"prefix":"10.1007","author":[{"given":"Olivier","family":"Ponsini","sequence":"first","affiliation":[]},{"given":"Wendelin","family":"Serwe","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"1","key":"20_CR1","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1016\/0169-7552(87)90085-7","volume":"14","author":"T. Bolognesi","year":"1988","unstructured":"Bolognesi, T., Brinksma, E.: Introduction to the ISO Specification Language Lotos. Computer Networks and ISDN Systems\u00a014(1), 25\u201359 (1988)","journal-title":"Computer Networks and ISDN Systems"},{"key":"20_CR2","doi-asserted-by":"crossref","unstructured":"Ehrig, H., Mahr, B.: Fundamentals of Algebraic Specification 1: Equations and Initial Semantics. EATCS Monographs on Theoretical Computer Science, vol.\u00a06 (1985)","DOI":"10.1007\/978-3-642-69962-7"},{"key":"20_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"158","DOI":"10.1007\/978-3-540-73368-3_18","volume-title":"Computer Aided Verification","author":"H. Garavel","year":"2007","unstructured":"Garavel, H., Lang, F., Mateescu, R., Serwe, W.: CADP 2006: A Toolbox for the Construction and Analysis of Distributed Processes. In: Damm, W., Hermanns, H. (eds.) CAV 2007. LNCS, vol.\u00a04590, pp. 158\u2013163. Springer, Heidelberg (2007)"},{"volume-title":"Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems","year":"2005","key":"20_CR4","unstructured":"Ghenassia, F. (ed.): Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems. Springer, Heidelberg (2005)"},{"key":"20_CR5","first-page":"4167","volume":"4","author":"D. Gro\u00dfe","year":"2005","unstructured":"Gro\u00dfe, D., Drechsler, R.: CheckSyC: An Efficient Property Checker for RTL SystemC Designs. ISCAS\u00a04, 4167\u20134170 (2005)","journal-title":"ISCAS"},{"issue":"1","key":"20_CR6","doi-asserted-by":"publisher","first-page":"57","DOI":"10.1109\/TVLSI.2005.863187","volume":"14","author":"A. Habibi","year":"2006","unstructured":"Habibi, A., Tahar, S.: Design and Verification of SystemC Transaction-Level Models. IEEE Transactions on VLSI Systems\u00a014(1), 57\u201368 (2006)","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"20_CR7","doi-asserted-by":"crossref","unstructured":"Helmstetter, C., Maraninchi, F., Maillet-Contoz, L., Moy, M.: Automatic Generation of Schedulings for Improving the Test Coverage of Systems-on-a-Chip. In: FMCAD, 171\u2013178 (2006)","DOI":"10.1109\/FMCAD.2006.10"},{"key":"20_CR8","unstructured":"ISO\/IEC. Lotos \u2013 A Formal Description Technique Based on the Temporal Ordering of Observational Behaviour. International Standard 8807, ISO, Gen\u00e8ve (1989)"},{"key":"20_CR9","doi-asserted-by":"crossref","unstructured":"Karlsson, D., Eles, P., Peng, Z.: Formal Verification of SystemC Designs Using a Petri-net Based Representation. In: DATE, pp. 1228\u20131233 (2006)","DOI":"10.1109\/DATE.2006.244076"},{"key":"20_CR10","doi-asserted-by":"crossref","unstructured":"Kroening, D., Sharygina, N.: Formal Verification of SystemC by Automatic Hardware\/Software Partitioning. In: MEMOCODE, pp. 101\u2013110 (2005)","DOI":"10.1109\/MEMCOD.2005.1487900"},{"key":"20_CR11","unstructured":"Magee, J., Kramer, J.: Concurrency: State Models and Java Programs, 2nd edn., April 2006. Wiley, Chichester (2006)"},{"key":"20_CR12","doi-asserted-by":"publisher","first-page":"193","DOI":"10.1109\/ECCTD.2005.1522943","volume":"1","author":"K.L. Man","year":"2005","unstructured":"Man, K.L.: SystemC FL : A Formalism for Hardware\/Software Codesign. European Conference on Circuit Theory and Design\u00a01, 193\u2013196 (2005)","journal-title":"European Conference on Circuit Theory and Design"},{"key":"20_CR13","doi-asserted-by":"crossref","unstructured":"Moy, M., Maraninchi, F., Maillet-Contoz, L.: LusSy: A Toolbox for the Analysis of Systems-on-a-Chip at the Transactional Level. In: ACSD, June 2005, pp. 26\u201335 (2005)","DOI":"10.1109\/ACSD.2005.23"},{"key":"20_CR14","doi-asserted-by":"crossref","unstructured":"M\u00fcller, W., Ruf, J., Hoffmann, D., Gerlach, J., Kropf, T., Rosenstiel, W.: The Simulation Semantics of SystemC. In: DATE, March 2001, pp. 64\u201370 (2001)","DOI":"10.1109\/DATE.2001.915002"},{"key":"20_CR15","doi-asserted-by":"crossref","unstructured":"Niemann, B., Haubelt, C.: Towards a Unified Execution Model for Transactions in TLM. In: MEMOCODE, pp. 103\u2013112 (2007)","DOI":"10.1109\/MEMCOD.2007.371237"},{"key":"20_CR16","unstructured":"Open SystemC Initiative. IEEE Standard SystemC Language Reference Manual. IEEE Computer Society. IEEE Std 1666-2005 (2006)"},{"key":"20_CR17","unstructured":"Rose, A., Swan, S., Pierce, J., Fernandez, J.-M.: Transaction Level Modeling in SystemC. In: Open SystemC Initiative (2005), http:\/\/www.systemc.org"},{"key":"20_CR18","doi-asserted-by":"crossref","unstructured":"Salem, A.: Formal Semantics of Synchronous SystemC. In: DATE, pp. 376\u2013381 (2003)","DOI":"10.1109\/DATE.2003.1253637"},{"issue":"6","key":"20_CR19","doi-asserted-by":"publisher","first-page":"613","DOI":"10.1007\/s10766-005-8907-y","volume":"33","author":"J.-P. Talpin","year":"2005","unstructured":"Talpin, J.-P., Guernic, P.L., Shukla, S.K., Gupta, R.: A Compositional Behavioral Modeling Framework for Embedded System Design and Conformance Checking. International Journal of Parallel Programming\u00a033(6), 613\u2013643 (2005)","journal-title":"International Journal of Parallel Programming"},{"key":"20_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"204","DOI":"10.1007\/978-3-540-73370-6_14","volume-title":"Model Checking Software","author":"C. Traulsen","year":"2007","unstructured":"Traulsen, C., Cornet, J., Moy, M., Maraninchi, F.: A SystemC\/TLM Semantics in Promela and Its Possible Applications. In: Bo\u0161na\u010dki, D., Edelkamp, S. (eds.) SPIN 2007. LNCS, vol.\u00a04595, pp. 204\u2013222. Springer, Heidelberg (2007)"},{"key":"20_CR21","doi-asserted-by":"crossref","unstructured":"Wodey, P., Camarroque, G., Baray, F., Hersemeule, R., Cousin, J.-P.: LOTOS Code Generation for Model Checking of STBus Based SoC: The STBus Interconnect. In: MEMOCODE, June 2003, pp. 204\u2013213 (2003)","DOI":"10.1109\/MEMCOD.2003.1210105"}],"container-title":["Lecture Notes in Computer Science","FM 2008: Formal Methods"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-68237-0_20.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,30]],"date-time":"2025-01-30T15:15:40Z","timestamp":1738250140000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-68237-0_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540682356","9783540682370"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-68237-0_20","relation":{},"subject":[]}}