{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T11:22:22Z","timestamp":1742383342043},"publisher-location":"Berlin, Heidelberg","reference-count":30,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540685548"},{"type":"electronic","value":"9783540685555"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-3-540-68555-5_15","type":"book-chapter","created":{"date-parts":[[2008,5,23]],"date-time":"2008-05-23T09:28:10Z","timestamp":1211534890000},"page":"178-190","source":"Crossref","is-referenced-by-count":7,"title":["Evaluating OpenMP on Chip MultiThreading Platforms"],"prefix":"10.1007","author":[{"given":"Chunhua","family":"Liao","sequence":"first","affiliation":[]},{"given":"Zhenying","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Lei","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Barbara","family":"Chapman","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"15_CR1","unstructured":"AMD Multi-Core: Introducing x86 Multi-Core Technology & Dual-Core Processors from AMD (2005), http:\/\/multicore.amd.com\/"},{"key":"15_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/3-540-44587-0_1","volume-title":"OpenMP Shared Memory Parallel Programming","author":"V. Aslot","year":"2001","unstructured":"Aslot, V., Domeika, M., Eigenmann, R., Gaertner, G., Jones, W.B., Parady, B.: SPE-Comp: A New Benchmark Suite for Measuring Parallel Computer Performance. In: Eigenmann, R., Voss, M.J. (eds.) WOMPAT 2001. LNCS, vol.\u00a02104, pp. 1\u201310. Springer, Heidelberg (2001)"},{"key":"15_CR3","doi-asserted-by":"crossref","unstructured":"Balakrishnan, S., Rajwar, R., Upton, M., Lai, K.: The Impact of Performance Asymmetry in Emerging Multicore Architectures. In: 32nd Annual International Symposium on Computer Architecture (ISCA) (June 2005)","DOI":"10.1109\/ISCA.2005.51"},{"key":"15_CR4","doi-asserted-by":"crossref","unstructured":"Bull, J.M., O\u2019Neill, D.: A Microbenchmark Suite for OpenMP 2.0. In: Proceedings of the Third European Workshop on OpenMP (EWOMP 2001), Barcelona, Spain (September 2001)","DOI":"10.1145\/563647.563656"},{"key":"15_CR5","unstructured":"Frumkin, M.: Efficiency and Scalability of an Explicit Operator on an IBM POWER4 System. Technical Report NAS-02-008, NASA Ames Research Center (August 2002)"},{"key":"15_CR6","unstructured":"Guiang, C., Purkayastha, A., Milfeld, K., Boisseau, J.: Memory performance of dual-processor nodes: comparison of Intel Xeon and AMD Opteron memory subsystem architectures. In: Proceedings for ClusterWorld Conference & Expo 2003, San Jose, CA (June 2003)"},{"key":"15_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"53","DOI":"10.1007\/978-3-540-31832-3_6","volume-title":"Shared Memory Parallel Programming with Open MP","author":"O. Hernandez","year":"2005","unstructured":"Hernandez, O., Liao, C., Chapman, B.M.: Dragon: A Static and Dynamic Tool for OpenMP. In: Chapman, B.M. (ed.) WOMPAT 2004. LNCS, vol.\u00a03349, pp. 53\u201366. Springer, Heidelberg (2005)"},{"issue":"3","key":"15_CR8","doi-asserted-by":"publisher","first-page":"73","DOI":"10.1109\/40.768506","volume":"19","author":"T. Horel","year":"1999","unstructured":"Horel, T., Lauterbach, G.: UltraSPARC-III: designing third-generation 64-bit per-formance. IEEE Micro\u00a019(3), 73\u201385 (1999)","journal-title":"IEEE Micro"},{"key":"15_CR9","unstructured":"Jin, H., Frumkin, M., Yan, J.: The OpenMP Implementation of NAS Parallel Bench-marks and its Performance. Technical Report NAS-99-011. NASA Ames Research Center (1999)"},{"issue":"2","key":"15_CR10","doi-asserted-by":"publisher","first-page":"40","DOI":"10.1109\/MM.2004.1289290","volume":"24","author":"R. Kalla","year":"2004","unstructured":"Kalla, R., Sinharoy, B., Tendler, J.: IBM POWER5 chip: a dualcore multithreaded processor. IEEE Micro\u00a024(2), 40\u201347 (2004)","journal-title":"IEEE Micro"},{"key":"15_CR11","doi-asserted-by":"crossref","unstructured":"Koufaty, D., Marr, D.T.: Hyperthreading Technology in the NetBurst Microarchitec-ture. IEEEMicro (2003)","DOI":"10.1109\/MM.2003.1196115"},{"key":"15_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1007\/978-3-540-31832-3_3","volume-title":"Shared Memory Parallel Programming with Open MP","author":"M. Lee","year":"2005","unstructured":"Lee, M., Whitney, B., Copty, N.: Performance and Scalability of OpenMP Programs on the Sun FireTM E25K Throughput Computing Server. In: Chapman, B.M. (ed.) WOMPAT 2004. LNCS, vol.\u00a03349, pp. 19\u201328. Springer, Heidelberg (2005)"},{"key":"15_CR13","doi-asserted-by":"crossref","unstructured":"Liu, F., Chaudhary, V.: Extending OpenMP for heterogeneous chip multiprocessors Parallel Processing. In: Proceedings of International Conference on Parallel Processing, October 2003, pp. 161\u2013168 (2003)","DOI":"10.1109\/ICPP.2003.1240577"},{"key":"15_CR14","unstructured":"Moore, C.: POWER4 System Microarchitecture. Microprocessor Forum (2000)"},{"key":"15_CR15","unstructured":"Nagarajayya, N.: Improving Application Efficiency Through Chip Multi-Threading, (March 10, 2005), http:\/\/developers.sun.com\/solaris\/articles\/chip_multi_thread.html"},{"key":"15_CR16","series-title":"Lecture Notes in Computer Science","first-page":"20","volume-title":"High Performance Computing","author":"D.S. Nikolopoulos","year":"2003","unstructured":"Nikolopoulos, D.S.: Code and Data Transformation for Improving Shared Cache Per-formance on SMT Processors. In: Veidenbaum, A., Joe, K., Amano, H., Aiso, H. (eds.) ISHPC 2003. LNCS, vol.\u00a02858, pp. 20\u201322. Springer, Heidelberg (2003)"},{"key":"15_CR17","doi-asserted-by":"crossref","unstructured":"Olukotun, K., et al.: The Case for a Single-Chip Multiprocessor. In: Intl. Conf. on Architec-tural Support for Programming Languages and Operating Systems, pp. 2\u201311 (1996)","DOI":"10.1145\/237090.237140"},{"key":"15_CR18","unstructured":"OpenMP Application Program Interface, Version 2.5, public draft (November 2004)"},{"key":"15_CR19","unstructured":"Sato, M., Satoh, S., Kusano, K., Tanaka, Y.: Design of OpenMP compiler for an SMP cluster. In: Proc. of the 1st European Workshop on OpenMP, September 1999, pp. 32\u201339 (1999)"},{"key":"15_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"370","DOI":"10.1007\/3-540-47847-7_34","volume-title":"High Performance Computing","author":"H. Saito","year":"2002","unstructured":"Saito, H., Gaertner, G., Jones, W., Eigenmann, R., Iwashita, H., Lieberman, R., Wa-veren, M.V., Whitney, B.: Large System Performance of SPEC OMP2001 Benchmarks. In: Zima, H.P., Joe, K., Sato, M., Seo, Y., Shimasaki, M. (eds.) ISHPC 2002. LNCS, vol.\u00a02327, pp. 370\u2013379. Springer, Heidelberg (2002)"},{"key":"15_CR21","unstructured":"Snavely, A., Mitchell, N., Carter, L., Ferrante, J., Tullsen, D.: Explorations in Symbiosis on Two Multithreaded Architectures. In: Workshop on Multi-Threaded Execution, Architecture, and Compilers (M-TEAC99) (January 1999)"},{"key":"15_CR22","unstructured":"Solaris 10, http:\/\/www.sun.com\/software\/solaris\/"},{"key":"15_CR23","doi-asserted-by":"crossref","unstructured":"Spracklen, L., Abraham, S.G.: Chip Multithreading: Opportunities and Challenges. In: 11th International Symposium on High-Performance Computer Architecture (HPCA-11), pp. 248\u2013252 (2005)","DOI":"10.1109\/HPCA.2005.10"},{"key":"15_CR24","unstructured":"Sun FireTM V490 and V890 Servers Architecture, http:\/\/www.sun.com"},{"key":"15_CR25","unstructured":"Sun Studio 10, http:\/\/www.sun.com\/software\/products\/studio\/index.xml"},{"key":"15_CR26","doi-asserted-by":"crossref","unstructured":"Tullsen, D., Eggers, S., Levy, H.: Simultaneous Multithreading: Maximizing On-Chip Parallelism. In: Intl. Symp. on Computer Architecture, pp. 392\u2013403 (1995)","DOI":"10.1145\/225830.224449"},{"key":"15_CR27","unstructured":"UltraSPARC\u00aeIV Processor Architecture Overview, http:\/\/www.sun.com"},{"key":"15_CR28","doi-asserted-by":"crossref","unstructured":"Wang, T., Blagojevic, F., Nikolopoulos, D.S.: Runtime Support for Integrating Pre-computation and Thread-Level Parallelism on Simultaneous Multithreaded Processors. In: The Seventh Workshop on Languages, Compilers, and Run-time Support for Scalable Systems (LCR 2004), Houston, TX (October 2004)","DOI":"10.1145\/1066650.1066667"},{"key":"15_CR29","unstructured":"Zhang, Y., Burcea, M., Cheng, V., Ho, R., Voss, M.: An Adaptive OpenMP Loop Scheduler fro Hyperthreded SMPs. In: Proc. of International Conference on Parallel and Distributed Systems (PDCS-2004), San Francisco, CA (September 2004)"},{"key":"15_CR30","unstructured":"Pranevich, J.: The Wonderful World of Linux 2.6, http:\/\/www.kniggit.net\/wwol26.html"}],"container-title":["Lecture Notes in Computer Science","OpenMP Shared Memory Parallel Programming"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-68555-5_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,11]],"date-time":"2019-05-11T12:04:59Z","timestamp":1557576299000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-68555-5_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9783540685548","9783540685555"],"references-count":30,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-68555-5_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2008]]}}}