{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T06:09:38Z","timestamp":1725516578233},"publisher-location":"Berlin, Heidelberg","reference-count":5,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540693024"},{"type":"electronic","value":"9783540693031"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-69303-1_12","type":"book-chapter","created":{"date-parts":[[2008,8,12]],"date-time":"2008-08-12T16:07:43Z","timestamp":1218557263000},"page":"129-133","source":"Crossref","is-referenced-by-count":7,"title":["Loading OpenMP to Cell: An Effective Compiler Framework for Heterogeneous Multi-core Chip"],"prefix":"10.1007","author":[{"given":"Haitao","family":"Wei","sequence":"first","affiliation":[]},{"given":"Junqing","family":"Yu","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"1","key":"12_CR1","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1147\/sj.451.0059","volume":"45","author":"A.E. Eichenberger","year":"2006","unstructured":"Eichenberger, A.E., O\u2019Brien, J.K., et al.: Using advanced compiler technology to exploit the performance of the cell broadband engine architecture. IBM System Journal\u00a045(1), 59\u201384 (2006)","journal-title":"IBM System Journal"},{"key":"12_CR2","doi-asserted-by":"crossref","unstructured":"Pham, D., et al.: The Design and Implementation of a First-Generation CELL Processor. In: Proceeding of 2005 IEEE International Solid-State Circuits Conference, pp. 184\u2013185 (2005)","DOI":"10.1109\/ISSCC.2005.1493930"},{"key":"12_CR3","unstructured":"IBM Corporation: PowerPC Microprocessor Family: AltiVec Technology Programming Environments Manual (2004)"},{"key":"12_CR4","doi-asserted-by":"crossref","unstructured":"Bellens, P., Perez, J.M., Badia, R.M., Labarta, J.: CellSs: a Programming Model for the Cell BE Architecture. In: Proceedings of 2006 ACM\/IEEE conference on Supercomputing, pp. 200\u2013210 (2006)","DOI":"10.1109\/SC.2006.17"},{"key":"12_CR5","unstructured":"IBM Corporation: IBM Full-System Simulator User\u2019s Guide version 2.0 (2006)"}],"container-title":["Lecture Notes in Computer Science","A Practical Programming Model for the Multi-Core Era"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-69303-1_12.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,3]],"date-time":"2021-05-03T04:34:25Z","timestamp":1620016465000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-69303-1_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540693024","9783540693031"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-69303-1_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}