{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,28]],"date-time":"2025-09-28T15:32:51Z","timestamp":1759073571471},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540693024"},{"type":"electronic","value":"9783540693031"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-69303-1_4","type":"book-chapter","created":{"date-parts":[[2008,8,12]],"date-time":"2008-08-12T16:07:43Z","timestamp":1218557263000},"page":"37-53","source":"Crossref","is-referenced-by-count":12,"title":["Transactional Memory and OpenMP"],"prefix":"10.1007","author":[{"given":"Milo\u0161","family":"Milovanovi\u0107","sequence":"first","affiliation":[]},{"given":"Roger","family":"Ferrer","sequence":"additional","affiliation":[]},{"given":"Osman S.","family":"Unsal","sequence":"additional","affiliation":[]},{"given":"Adrian","family":"Cristal","sequence":"additional","affiliation":[]},{"given":"Xavier","family":"Martorell","sequence":"additional","affiliation":[]},{"given":"Eduard","family":"Ayguad\u00e9","sequence":"additional","affiliation":[]},{"given":"Jes\u00fas","family":"Labarta","sequence":"additional","affiliation":[]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"4_CR1","volume-title":"Transactional Memory","author":"J. Larus","year":"2006","unstructured":"Larus, J., Rajwar, R.: Transactional Memory. Morgan Claypool, San Francisco (2006)"},{"key":"4_CR2","unstructured":"OpenMP Architecture Review Board, OpenMP Application Program Interface (May 2005)"},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"Harris, T., Plesko, M., Shinnar, A., Tarditi, D.: Optimizing Memory Transactions. In: PLDI 2006. ACM SIGPLAN 2006 Conference on Programming Language Design and Implementation (June 2006)","DOI":"10.1145\/1133981.1133984"},{"key":"4_CR4","unstructured":"Allen, E., Chase, D., Luchangco, V., Maessen, J.-W., Ryu, S., Steele Jr., G.L., Tobin-Hochstadt, S.: The Fortress Language Specification. Sun Microsystems (2005)"},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"Charles, P., Grothoff, C., Saraswat, V., Donawa, C., Kielstra, A., Ebcioglu, K., von Praun, C., Sarkar, V.: X10: an Object-oriented approach to non-uniform Cluster Computing. In: Proceedings of the 20th Annual ACM SIGPLAN Conference on Object-oriented Programming Systems Languages and Applications (OOPSLA), New York, USA, pp. 519\u2013538 (2005)","DOI":"10.1145\/1094811.1094852"},{"key":"4_CR6","unstructured":"Cray. Chapel Specification (February 2005)"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"Shavit, N., Touitou, D.: Software Transactional Memory. In: Proceedings of the 14th Annual ACM Symposium on Principles of Distributed Computing, pp. 204\u2013213 (1995)","DOI":"10.1145\/224964.224987"},{"key":"4_CR8","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Eliot, J., Moss, B.: Transactional Memory: Architectural Support for Lock-Free Data Structures. In: Proc. of the 20th Int\u2019l Symp. on Computer Architecture (ISCA 1993), May 1993, pp. 289\u2013300 (1993)","DOI":"10.1145\/173682.165164"},{"key":"4_CR9","doi-asserted-by":"crossref","unstructured":"Damron, P., Fedorova, A., Lev, Y., Luchangco, V., Moir, M., Nussbaum, D.: Hybid Transactional Memory. In: Proceedings of the Twelfth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) (October 2006)","DOI":"10.1145\/1168857.1168900"},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"Kumar, S., Chu, M., Hughes, C.J., Kundu, P., Nguyen, A.: Hybrid Transactional Memory. In: Proceedings of ACM Symp. on Principles and Practice of Parallel Programming (March 2006)","DOI":"10.1145\/1122971.1123003"},{"key":"4_CR11","doi-asserted-by":"crossref","unstructured":"Saha, B., Adl-Tabatabai, A., Jacobson, Q.: Architectural Support for Software Transactional Memory. In: 39th International Symposium on Microarchitecture (MICRO) (2006)","DOI":"10.1109\/MICRO.2006.9"},{"key":"4_CR12","unstructured":"Shriraman, A., Marathe, V.J., Dwarkadas, S., Scott, M.L., Eisenstat, D., Heriot, C., Scherer III, W.N., Spear, M.F.: Hardware Acceleration of Software Transactional Memory. In: TRANSACT 2006 (2006)"},{"key":"4_CR13","unstructured":"Balart, J., Duran, A., Gonz\u00e0lez, M., Martorell, X., Ayguad\u00e9, E., Labarta, J.: Nanos Mercurium: A Research Compiler for OpenMP. In: European Workshop on OpenMP (EWOMP 2004), Stockholm, Sweden, October 2004, pp. 103\u2013109 (2004)"},{"key":"4_CR14","doi-asserted-by":"crossref","unstructured":"Martorell, X., Ayguad\u00e9, E., Navarro, N., Corbalan, J., Gonzalez, M., Labarta, J.: Thread Fork\/join Techniques for Multi-level Parallelism Exploitation in NUMA Multiprocessors. In: 13th International Conference on Supercomputing (ICS 1999), Rhodes (Greece) (June 1999)","DOI":"10.1145\/305138.305206"},{"key":"4_CR15","unstructured":"Milovanovi\u0107, M., Unsal, O.S., Cristal, A., Stipi\u0107, S., Zyulkyarov, F., Valero, M.: Compile time support for using Transactional Memory in C\/C++ applications. In: 11th Annual Workshop on the Interaction between Compilers and Computer Architecture INTERACT-11, Phoenix, Arizona (February 2007)"},{"key":"4_CR16","doi-asserted-by":"crossref","unstructured":"McDonald, A., Chung, J., Carlstrom, B., Minh, C., Chafi, H., Kozyrakis, C., Olukotun, K.: Architectural Semantics for Practical Transactional Memory. In: Proc. 33th Annu. international symposium on Computer Architecture, pp. 53\u201365 (2006)","DOI":"10.1109\/ISCA.2006.9"},{"key":"4_CR17","doi-asserted-by":"crossref","unstructured":"Baek, W., Minh, C.-C., Trautmann, M., Kozyrakis, C., Olukotun, K.: The OpenTM Transactional Application Programming Interface. In: Proc. 16th International Conference on Parallel Architectures and Compilation Techniques (PACT 2007), Romania (September 2007)","DOI":"10.1109\/PACT.2007.4336227"}],"container-title":["Lecture Notes in Computer Science","A Practical Programming Model for the Multi-Core Era"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-69303-1_4.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T04:57:13Z","timestamp":1605761833000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-69303-1_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540693024","9783540693031"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-69303-1_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}