{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T06:09:46Z","timestamp":1725516586429},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540693024"},{"type":"electronic","value":"9783540693031"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-69303-1_7","type":"book-chapter","created":{"date-parts":[[2008,8,12]],"date-time":"2008-08-12T16:07:43Z","timestamp":1218557263000},"page":"77-88","source":"Crossref","is-referenced-by-count":0,"title":["CMP Cache Architecture and the OpenMP Performance"],"prefix":"10.1007","author":[{"given":"Jie","family":"Tao","sequence":"first","affiliation":[]},{"given":"Kim D.","family":"Ho\u00e0ng","sequence":"additional","affiliation":[]},{"given":"Wolfgang","family":"Karl","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"2","key":"7_CR1","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T. Austin","year":"2002","unstructured":"Austin, T., Larson, E., Ernst, D.: SimpleScalar: An Infrastructure for Computer System Modeling. Computer\u00a035(2), 59\u201367 (2002)","journal-title":"Computer"},{"key":"7_CR2","doi-asserted-by":"crossref","unstructured":"Benitez, D., Moure, J.C., Rexachs, D.I., Luque, E.: Evaluation of the Field-programmable Cache: Performance and Energy Consumption. In: Proceedings of the 3rd conference on Computing frontiers (CF 2006), Ischia, Italy, May 2006, pp. 361\u2013372 (2006)","DOI":"10.1145\/1128022.1128070"},{"key":"7_CR3","doi-asserted-by":"crossref","unstructured":"Carvalho, M.B., Goes, L., Martins, C.: Dynamically Reconfigurable Cache Architecture Using Adaptive Block Allocation Policy. In: Proceedings of the 20th International Parallel and Distributed Processing Symposium (IPDPS) (April 2006)","DOI":"10.1109\/IPDPS.2006.1639487"},{"key":"7_CR4","unstructured":"Curtis-Maury, M., Ding, X., Antonopoulos, C., Nikolopoulos, D.: An Evaluation of OpenMP on Current and Emerging Multithreaded\/Multicore Processors. In: Proceedings of the First International Workshop on OpenMP (IWOMP), Eugene, Oregon USA (June 2005)"},{"key":"7_CR5","unstructured":"Bailey, D., et al.: The NAS Parallel Benchmarks. Technical Report RNR-94-007, Department of Mathematics and Computer Science, Emory University (March 1994)"},{"key":"7_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"370","DOI":"10.1007\/3-540-47847-7_34","volume-title":"High Performance Computing","author":"H. Saito","year":"2002","unstructured":"Saito, H., et al.: Large System Performance of SPEC OMP 2001 Benchmarks. In: Zima, H.P., Joe, K., Sato, M., Seo, Y., Shimasaki, M. (eds.) ISHPC 2002. LNCS, vol.\u00a02327, pp. 370\u2013379. Springer, Heidelberg (2002)"},{"key":"7_CR7","doi-asserted-by":"crossref","unstructured":"Petoumenos, P., et al.: Modeling Cache Sharing on Chip Multiprocessor Architectures. In: Proceedings of the 2006 IEEE International Symposium of Workload Characterization (2006)","DOI":"10.1109\/IISWC.2006.302740"},{"key":"7_CR8","volume-title":"Parallel Programming in OpenMP","author":"R. Chandra","year":"2000","unstructured":"Chandra, R., et al.: Parallel Programming in OpenMP. Morgan Kaufmann, San Francisco (2000)"},{"key":"7_CR9","doi-asserted-by":"crossref","unstructured":"Fung, S.: Improving Cache Locality for Thread-Level Speculation. Master\u2019s thesis, University of Toronto (2005)","DOI":"10.1109\/IPDPS.2006.1639271"},{"key":"7_CR10","doi-asserted-by":"crossref","unstructured":"Gibson, J., Kunz, R., Ofelt, D., Horowitz, M., Hennessy, J., Heinrich, M.: FLASH vs (Simulated) FLASH: Closing the Simulation Loop. In: Proceedings of the 9th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), November 2000, pp. 49\u201355 (2000)","DOI":"10.1145\/378993.379000"},{"key":"7_CR11","unstructured":"Herrod, S.A.: Using Complete Machine Simulation to Understand Computer System Behavior. PhD thesis, Stanford University (February 1998)"},{"key":"7_CR12","unstructured":"Jin, H., Frumkin, M., Yan, J.: The OpenMP Implementation of NAS Parallel Benchmarks and Its Performance. Technical Report NAS-99-011, NASA Ames Research Center (October 1999)"},{"key":"7_CR13","unstructured":"Liu, C., Sivasubramaniam, A., Kandemir, M.: Organizing the Last Line of Defense Before Hitting the Memory Wall for CMPs. In: Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA 2004), Madrid, Spain, February 2004, pp. 176\u2013185 (2004)"},{"key":"7_CR14","doi-asserted-by":"crossref","unstructured":"Magnusson, P.S., Werner, B.: Efficient Memory Simulation in SimICS. In: Proceedings of the 8th Annual Simulation Symposium, Phoenix, Arizona, USA (April 1995)","DOI":"10.1109\/SIMSYM.1995.393593"},{"issue":"4","key":"7_CR15","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1109\/2.375175","volume":"28","author":"M. Martonosi","year":"1995","unstructured":"Martonosi, M., Gupta, A., Anderson, T.: Tuning Memory Performance of Sequential and Parallel Programs. Computer\u00a028(4), 32\u201340 (1995)","journal-title":"Computer"},{"key":"7_CR16","doi-asserted-by":"crossref","unstructured":"Molnos, A.M., Cotofana, S.D., Heijligers, M.J.M., van Eijndhoven, J.T.J.: Static Cache Partitioning Robustness Analysis for Embedded On-chip Multi-processors. In: Proceedings of the 3rd conference on Computing frontiers (CF 2006), Ischia, Italy, May 2006, pp. 353\u2013360 (2006)","DOI":"10.1145\/1128022.1128069"},{"key":"7_CR17","unstructured":"Nethercote, N., Seward, J.: Valgrind: A Program Supervision Framework. In: Proceedings of the Third Workshop on Runtime Verification (RV 2003), Boulder, Colorado, USA (July 2003), http:\/\/developer.kde.org\/~sewardj"},{"key":"7_CR18","volume-title":"Parallel Programming with MPI","author":"P. Pacheco","year":"1996","unstructured":"Pacheco, P.: Parallel Programming with MPI. Morgan Kaufmann, San Francisco (1996)"},{"key":"7_CR19","unstructured":"WWW. Cachegrind: a Cache-miss Profiler, http:\/\/developer.kde.org\/~sewardj\/docs-2.2.0\/cg_main.html#cg-top"}],"container-title":["Lecture Notes in Computer Science","A Practical Programming Model for the Multi-Core Era"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-69303-1_7.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T04:57:13Z","timestamp":1605761833000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-69303-1_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540693024","9783540693031"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-69303-1_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}