{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:11:20Z","timestamp":1742400680942},"publisher-location":"Berlin, Heidelberg","reference-count":29,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540693291"},{"type":"electronic","value":"9783540693307"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/978-3-540-69330-7_20","type":"book-chapter","created":{"date-parts":[[2007,5,14]],"date-time":"2007-05-14T21:16:20Z","timestamp":1179177380000},"page":"289-303","source":"Crossref","is-referenced-by-count":20,"title":["Loop Selection for Thread-Level Speculation"],"prefix":"10.1007","author":[{"given":"Shengyue","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoru","family":"Dai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kiran S.","family":"Yellajyosula","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonia","family":"Zhai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pen-Chung","family":"Yew","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"20_CR1","unstructured":"Intel Pentium Processor Extreme Edition, http:\/\/www.intel.com\/products\/processor\/pentiumXE\/prodbrief.pdf"},{"key":"20_CR2","unstructured":"Open Research Compiler for Itanium Processor Family, http:\/\/ipf-orc.sourceforge.net\/"},{"key":"20_CR3","doi-asserted-by":"crossref","unstructured":"Akkary, H., Driscoll, M.: A Dynamic Multithreading Processor. In: Proceedings of Micro-31 (December 1998)","DOI":"10.1109\/MICRO.1998.742784"},{"key":"20_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0025876","volume-title":"Languages and Compilers for Parallel Computing","author":"B. Blume","year":"1995","unstructured":"Blume, B., Eigenmann, R., Faigin, K., Grout, J., Hoeflinger, J., Padua, D., Petersen, P., Pottenger, B., Rauchwerger, L., Tu, P., Weatherford, S.: Polaris: Improving the Effectiveness of Parallelizing Compilers. In: Pingali, K.K., Gelernter, D., Padua, D.A., Banerjee, U., Nicolau, A. (eds.) LCPC 1994. LNCS, vol.\u00a0892. Springer, Heidelberg (1995)"},{"key":"20_CR5","doi-asserted-by":"crossref","unstructured":"Chen, M., Olukotun, K.: TEST: A Tracer for Extracting Speculative Threads. In: Proceedings of 2003 International Symposium on CGO (March 2003)","DOI":"10.1109\/CGO.2003.1191554"},{"key":"20_CR6","doi-asserted-by":"crossref","unstructured":"Cintra, M.H., Mart\u00ednez, J.F., Torrellas, J.: Architectural support for scalable speculative parallelization in shared-memory multiprocessors. In: Proceedings of the ISCA (2000)","DOI":"10.1145\/339647.363382"},{"key":"20_CR7","unstructured":"Colohan, C.B., Zhai, A., G.S.J., Mowry, T.C.: The Impact of Thread Size and Selection on the Performance of Thread-Level Speculation (in progress)"},{"key":"20_CR8","volume-title":"Handbook of Combinatorial Optimization","author":"D.Z. Du","year":"1999","unstructured":"Du, D.Z., Pardalos, P.M.: Handbook of Combinatorial Optimization. Kluwer Academic Publishers, Dordrecht (1999)"},{"key":"20_CR9","doi-asserted-by":"crossref","unstructured":"Gopal, S., Vijaykumar, T., Smith, J., Sohi, G.: Speculative Versioning Cache. In: Proceedings of the 4th HPCA (February 1998)","DOI":"10.1109\/HPCA.1998.650559"},{"key":"20_CR10","unstructured":"Hall, M.W., Anderson, J.M., Amarasinghe, S.P., Murphy, B.R., Liao, S.-W., Bugnion, E., Lam, M.S.: Maximizing Multiprocessor Performance with the SUIF Compiler. IEEE Computer\u00a0(12) (1999)"},{"key":"20_CR11","doi-asserted-by":"crossref","unstructured":"Hammond, L., Willey, M., Olukotun, K.: Data Speculation Support for A Chip Multiprocessor. In: Proceedings of ASPLOS-8 (October 1998)","DOI":"10.21236\/ADA419653"},{"key":"20_CR12","doi-asserted-by":"crossref","unstructured":"Johnson, T.A., Eigenmann, R., Vijaykumar, T.N.: Min-Cut Program Decomposition for Thread-Level Speculation. In: Proceedings of PLDI (2004)","DOI":"10.1145\/996841.996851"},{"key":"20_CR13","doi-asserted-by":"crossref","unstructured":"Kalla, R., Sinharoy, B., Tendler, J.M.: IBM Power5 Chip: a Dual-Core Multithreaded Processor. IEEE Micro. (2004) (2)","DOI":"10.1109\/MM.2004.1289290"},{"key":"20_CR14","doi-asserted-by":"crossref","unstructured":"Kongetira, P., Aingaran, K., Olukotun, K.N.: A 32-Way Multithreaded Sparc Processor. IEEE Micro. (2005) (2)","DOI":"10.1109\/MM.2005.35"},{"key":"20_CR15","doi-asserted-by":"crossref","unstructured":"Luk, C.-K., Cohn, R., Muth, R., Patil, H., Klauser, A., Lowney, G., Wallace, S., Reddi, V.J., Hazelwood, K.: Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation. In: Proceedings of the ACM Intl. Conf. on Programming Language Design and Implementation (June 2005)","DOI":"10.1145\/1065010.1065034"},{"key":"20_CR16","doi-asserted-by":"crossref","unstructured":"Marcuello, P., Gonzlez, A.: Clustered Speculative Multithreaded Processors. In: Proceedings of MICRO-32 (November 1999)","DOI":"10.1145\/305138.305214"},{"key":"20_CR17","doi-asserted-by":"crossref","unstructured":"Moshovos, A.I., Breach, S.E., Vijaykumar, T., Sohi, G.S.: Dynamic Speculation and Synchronization of Data Dependences. In: The Proceedings of the 24th ISCA (June 1997)","DOI":"10.1145\/264107.264189"},{"key":"20_CR18","doi-asserted-by":"crossref","unstructured":"Olukotun, K., Hammond, L., Willey, M.: Improving the Performance of Speculatively Parallel Applications on the Hydra CMP. In: Proceedings of the ACM Int. Conf. on Supercomputing (June 1999)","DOI":"10.21236\/ADA419606"},{"key":"20_CR19","series-title":"Lecture Notes in Computer Science","volume-title":"Parallel Computing Technologies","author":"J. Oplinger","year":"1999","unstructured":"Oplinger, J., Heine, D., Lam, M.S.: In Search of Speculative Thread-Level Parallelism. In: Malyshkin, V.E. (ed.) PaCT 1999. LNCS, vol.\u00a01662. Springer, Heidelberg (1999)"},{"key":"20_CR20","doi-asserted-by":"crossref","unstructured":"Prabhu, M., Olukotun, K.: Exposing Speculative Thread Parallelism in SPEC 2000. In: Proceedings of the 9th ACM Symposium on Principles and Practice of Parallel Programming (2005)","DOI":"10.1145\/1065944.1065964"},{"key":"20_CR21","doi-asserted-by":"crossref","unstructured":"Quinones, C.G., Madriles, C., Sanchez, J., Marcuello, P., Gonz\u00e1lez, A., Tullsen, D.M.: Mitosis Compiler: An Infrastructure for Speculative Threading Based on Pre-Computation Slices. In: Proceedings of the ACM Intl. Conf. on Programming Language Design and Implementation (June 2005)","DOI":"10.1145\/1065010.1065043"},{"key":"20_CR22","doi-asserted-by":"crossref","unstructured":"Rauchwerger, L., Padua, D.A.: The LRPD Test: Speculative RunTime Parallelization of Loops with Privatization and Reduction Parallelization. IEEE Transactions on Parallel Distributed Systems\u00a0(2), 160\u2013180 (1999)","DOI":"10.1109\/71.752782"},{"key":"20_CR23","doi-asserted-by":"crossref","unstructured":"Renau, J., Tuck, J., Liu, W., Ceze, L., Strauss, K., Torrellas, J.: Tasking with Out-of-Order Spawn in TLS Chip Multiprocessors: Microarchitecture and Compilation. In: Proceeding of the 19th ACM International Conference on Supercomputing (2005)","DOI":"10.1145\/1088149.1088173"},{"key":"20_CR24","doi-asserted-by":"crossref","unstructured":"Sohi, G.S., Breach, S.E., Vijaykumar, T.N.: Multiscalar Processors. In: Proceedings of the 22nd ISCA (June 1995)","DOI":"10.1145\/223982.224451"},{"key":"20_CR25","unstructured":"Steffan, J.G., Colohan, C.B., Zhai, A., Mowry, T.C.: Improving Value Communication for Thread-Level Speculation. In: Proceedings of the 8th HPCA (February 2002)"},{"key":"20_CR26","unstructured":"Tsai, J.-Y., Huang, J., Amlo, C., Lilja, D., Yew, P.-C.: The Superthreaded Processor Architecture. IEEE Transactions on Computers\u00a0(9) (1999)"},{"key":"20_CR27","doi-asserted-by":"crossref","unstructured":"Vijaykumar, T.N., Sohi, G.S.: Task Selection for a Multiscalar Processor. In: Proceeding of the 31st International Symposium on Microarchitecture (December 1998)","DOI":"10.1109\/MICRO.1998.742771"},{"key":"20_CR28","unstructured":"Zhai, A., Colohan, C.B., Steffan, J.G., Mowry, T.C.: Compiler Optimization of Memory- Resident Value Communication Between Speculative Threads. In: Proceedings of 2004 International Symposium on CGO (March 2004)"},{"key":"20_CR29","doi-asserted-by":"crossref","unstructured":"Zhai, A., Colohan, C.B., Steffan, J.G., Mowry, T.C.: Compiler Optimization of Scalar Value Communication Between Speculative Threads. In: Proceedings of the 10th ASPLOS (October 2002)","DOI":"10.1145\/605397.605416"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-69330-7_20.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T04:57:33Z","timestamp":1605761853000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-69330-7_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540693291","9783540693307"],"references-count":29,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-69330-7_20","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}