{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:03:06Z","timestamp":1751032986596},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540693291"},{"type":"electronic","value":"9783540693307"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/978-3-540-69330-7_25","type":"book-chapter","created":{"date-parts":[[2007,5,14]],"date-time":"2007-05-14T21:16:20Z","timestamp":1179177380000},"page":"362-376","source":"Crossref","is-referenced-by-count":13,"title":["Compiler Control Power Saving Scheme for Multi Core Processors"],"prefix":"10.1007","author":[{"given":"Jun","family":"Shirako","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naoto","family":"Oshiyama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasutaka","family":"Wada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroaki","family":"Shikano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keiji","family":"Kimura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hironori","family":"Kasahara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"25_CR1","volume-title":"High performance compilers for parallel computing","author":"M. Wolfe","year":"1996","unstructured":"Wolfe, M.: High performance compilers for parallel computing. Addison-Wesley Publishing Company, Reading (1996)"},{"key":"25_CR2","doi-asserted-by":"crossref","unstructured":"Eigenmann, R., Hoeflinger, J., Padua, D.: On the automatic parallelization of the perfect benchmarks. IEEE Trans. on parallel and distributed systems\u00a09(1) (January 1998)","DOI":"10.1109\/71.655238"},{"key":"25_CR3","doi-asserted-by":"crossref","unstructured":"Hall, M.W., Anderson, J.M., Amarasinghe, S.P., Murphy, B.R., Liao, S., Bugnion, E., Lam, M.S.: Maximizing multiprocessor performance with the suif compiler. IEEE Computer (1996)","DOI":"10.1109\/2.546613"},{"key":"25_CR4","unstructured":"Gonzalez, M., Martorell, X., Oliver, J., Ayguade, E., Labarta, J.: Code generation and run-time support for multi-level parallelism exploitation. In: Proc. of the 8th International Workshop on Compilers for Parallel Computing (January 2000)"},{"issue":"12","key":"25_CR5","first-page":"951","volume":"1","author":"H. Honda","year":"1990","unstructured":"Honda, H., Iwata, M., Kasahara, H.: Coarse grain parallelism detection scheme of a fortran program. Trans. of IEICE\u00a0J73-D-1(12), 951\u2013960 (1990)","journal-title":"Trans. of IEICE"},{"key":"25_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0038671","volume-title":"Languages and Compilers for Parallel Computing","author":"H. Kasahara","year":"1992","unstructured":"Kasahara, H., et al.: A multi-grain parallelizing compilation scheme on oscar. In: Banerjee, U., Nicolau, A., Gelernter, D., Padua, D.A. (eds.) LCPC 1991. LNCS, vol.\u00a0589. Springer, Heidelberg (1992)"},{"key":"25_CR7","unstructured":"Hironori Kasahara. Advanced automatic parallelizing compiler technology. IPSJ Maganie (April 2003)"},{"key":"25_CR8","doi-asserted-by":"crossref","unstructured":"David, H.: Albonesi et al. Dynamically tuning processor resources with adaptive processing. IEEE Computer (December 2003)","DOI":"10.1109\/MC.2003.1250883"},{"key":"25_CR9","doi-asserted-by":"crossref","unstructured":"Wu, Q., Juang, P., Martonosi, M., Clark, D.W.: Formal online methods for voltage\/frequency control in multiple clock domain microprocessors. In: Eleventh International Conference on Architectural Support for Programming Languages and Operating Systems (October 2004)","DOI":"10.1145\/1024393.1024423"},{"key":"25_CR10","doi-asserted-by":"crossref","unstructured":"Hsu, C.-H., Kremer, U.: The design, implementation, and evaluation of a compiler algorithm for cpu energy reduction. In: The ACM SIGPLAN Conference on Programming Language Design and Implementation (June 2003)","DOI":"10.1145\/781131.781137"},{"key":"25_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1007\/11596110_3","volume-title":"Languages and Compilers for Parallel Computing","author":"M. Obata","year":"2005","unstructured":"Obata, M., Shirako, J., Kaminaga, H., Ishizaka, K., Kasahara, H.: Hierarchical parallelism control for multigrain parallel processing. In: Pugh, B., Tseng, C.-W. (eds.) LCPC 2002. LNCS, vol.\u00a02481, pp. 31\u201344. Springer, Heidelberg (2005)"},{"key":"25_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"319","DOI":"10.1007\/11532378_23","volume-title":"Languages and Compilers for High Performance Computing","author":"K. Ishizaka","year":"2005","unstructured":"Ishizaka, K., Miyamoto, T., Obata, M., Shirako, J., Kimura, K., Kasahara, H.: Performance of OSCAR multigrain parallelizing compiler on SMP servers. In: Eigenmann, R., Li, Z., Midkiff, S.P. (eds.) LCPC 2004. LNCS, vol.\u00a03602, pp. 319\u2013331. Springer, Heidelberg (2005)"},{"key":"25_CR13","unstructured":"Shirako, J., Nagasawa, K., Ishizaka, K., Obata, M., Kasahara, H.: Selective inline expansion for improvement of multi grain parallelism. In: PDCN 2004 (February 2004)"},{"key":"25_CR14","unstructured":"Kasahara, H., Honda, H., Iwata, M., Hirota, M.: A compilation scheme for macrodataflow computation on hierarchical multiprocessor system. In: Proc. Int Conf. on Parallel Processing (1990)"},{"key":"25_CR15","unstructured":"Kasahara, H., Narita, S., Hashimoto, S.: Architecture of oscar. Trans. of IEICE, J71-D(8) (August 1988)"},{"key":"25_CR16","unstructured":"Kasahara, H., Honda, H., Narita, S.: Parallel processing of near fine grain tasks using static scheduling on OSCAR. In: Proceedings of Supercomputing 1990 (November 1990)"},{"key":"25_CR17","unstructured":"Kimura, K., Ogata, W., Okamoto, M., Kasahara, H.: Near fine grain parallel processing on single chip multiprocessors. Trans. of IPSJ\u00a040(5) (May 1999)"},{"key":"25_CR18","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A framework for architectural-level power analysis and optimizations. In: Proc. of the 27th ISCA (June 2000)","DOI":"10.1145\/339647.339657"},{"key":"25_CR19","doi-asserted-by":"crossref","unstructured":"Kawaguchi, H., Shin, Y., Sakurai, T.: Uitron-lp: Powerconscious real-time os based on cooperative voltage scaling for multimedia applications. IEEE Transactions on multimedia (February 2005)","DOI":"10.1109\/TMM.2004.840592"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-69330-7_25.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T04:57:33Z","timestamp":1605761853000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-69330-7_25"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540693291","9783540693307"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-69330-7_25","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}