{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,17]],"date-time":"2025-01-17T05:13:55Z","timestamp":1737090835189,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540693291"},{"type":"electronic","value":"9783540693307"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/978-3-540-69330-7_34","type":"book-chapter","created":{"date-parts":[[2007,5,14]],"date-time":"2007-05-14T21:16:20Z","timestamp":1179177380000},"page":"466-474","source":"Crossref","is-referenced-by-count":10,"title":["Compiler Supports and Optimizations for PAC VLIW DSP Processors"],"prefix":"10.1007","author":[{"given":"Yung-Chia","family":"Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Lin","family":"Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Ju","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming-Yu","family":"Hung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi-Ping","family":"You","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ya-Chiao","family":"Moo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sheng-Yuan","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jenq-Kuen","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"unstructured":"Ju, R., Chan, S., Wu, C.: Open Research Compiler for the Itanium Family. In: Tutorial at the 34th Annual Int\u2019l. Symposium on Microarchitecture (December 2001)","key":"34_CR1"},{"unstructured":"Lin, T.-J., Lee, C.-C., Liu, C.-W., Jen, C.-W.: A Novel Register Organization for VLIW Digital Signal Processors. In: Proceedings of 2005 IEEE International Symposium on VLSI Design, Automation, and Test, pp. 335\u2013338 (2005)","key":"34_CR2"},{"unstructured":"Chang, D., Baron, M.: Taiwan\u2019s Roadmap to Leadership in Design. Microprocessor Report, In-Stat\/MDR (December 2004), http:\/\/www.mdronline.com\/mpr\/archive\/mpr2004.html","key":"34_CR3"},{"unstructured":"Lin, T.-J., Chang, C.-C., Lee, C.-C., Jen, C.-W.: An Efficient VLIW DSP Architecture for Baseband Processing. In: Proceedings of the 21st International Conference on Computer Design (2003)","key":"34_CR4"},{"doi-asserted-by":"crossref","unstructured":"Lin, T.-J., Chao, C.-M., Liu, C.-H., Hsiao, P.-C., Chen, S.-K., Lin, L.C., Liu, C.-W., Jen, C.-W.: Computer architecture: A unified processor architecture for RISC & VLIW DSP. In: Proceedings of the 15th ACM Great Lakes symposium on VLSI (April 2005)","key":"34_CR5","DOI":"10.1145\/1057661.1057675"},{"unstructured":"Chen, C.-W., Tang, C.-L., Lin, Y.-C., Lee, J.-K.: ORC2DSP: Compiler Infrastructure Supports for VLIW DSP Processors. In: Proceedings of 2005 IEEE International Symposium on VLSI Design, Automation, and Test, pp. 224\u2013227 (2005)","key":"34_CR6"},{"doi-asserted-by":"crossref","unstructured":"Rixner, S., Dally, W.J., Khailany, B., Mattson, P., Kapasi, U.J., Owens, J.D.: Register organization for media processing. In: International Symposium on High Performance Computer Architecture (HPCA), pp. 375\u2013386 (2000)","key":"34_CR7","DOI":"10.1109\/HPCA.2000.824366"},{"doi-asserted-by":"crossref","unstructured":"Leupers, R.: Instruction scheduling for clustered VLIW DSPs. In: Proc. Int\u2019l. Conference on Parallel Architecture and Compilation Techniques, October 2000, pp. 291\u2013300 (2000)","key":"34_CR8","DOI":"10.1109\/PACT.2000.888353"},{"unstructured":"Zivojnovic, V., Martinez, J., Schl\u00e4ger, C., Meyr, H.: DSPstone: A DSP-Oriented Benchmarking Methodology. In: Proc. of ICSPAT, Dallas (1994)","key":"34_CR9"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-69330-7_34.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T08:09:11Z","timestamp":1737014951000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-69330-7_34"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540693291","9783540693307"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-69330-7_34","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}