{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T04:53:32Z","timestamp":1725512012662},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540693291"},{"type":"electronic","value":"9783540693307"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/978-3-540-69330-7_4","type":"book-chapter","created":{"date-parts":[[2007,5,14]],"date-time":"2007-05-14T21:16:20Z","timestamp":1179177380000},"page":"47-61","source":"Crossref","is-referenced-by-count":2,"title":["Optimizing Packet Accesses for a Domain Specific Language on Network Processors"],"prefix":"10.1007","author":[{"given":"Tao","family":"Liu","sequence":"first","affiliation":[]},{"given":"Xiao-Feng","family":"Li","sequence":"additional","affiliation":[]},{"given":"Lixia","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Chengyong","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Roy","family":"Ju","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"4_CR1","doi-asserted-by":"crossref","unstructured":"Bux, W., Denzel, W.E., Engbersen, T., Herkersdorf, A., Luijten, R.P.: Technologies and building blocks for fast packet forwarding. IEEE Communications Magazine, 70\u201377 (January 2001)","DOI":"10.1109\/35.894379"},{"key":"4_CR2","unstructured":"Chen, M., Johnson, E., Ju, R.: Compilation system for throughput-driven multi-core processors. In: Proc. of Micro-37, Portland, Oregon (December 2004)"},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"Chen, M., Li, X., Lian, R., Lin, J., Liu, L., Liu, T., Ju, R.: Shangri-la: Achieving high performance from compiled network applications while enabling ease of programming. In: Proc. of ACM SIGPLAN PLDI, Chicago, Illinois, USA (June 2005)","DOI":"10.1145\/1065010.1065038"},{"key":"4_CR4","doi-asserted-by":"crossref","unstructured":"Chen, T., Baer, J.: Effective Hardware-based Data Prefetching for High-performance Processors. IEEE Transactions on Computers\u00a044(5) (May 1995)","DOI":"10.1109\/12.381947"},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"Chiueh, T., Pradhan, P.: High-performance IP routing table lookup using CPU caching. In: IEEE Infocom 1999, New York, NY (March 1999)","DOI":"10.1109\/INFCOM.1999.752162"},{"key":"4_CR6","doi-asserted-by":"crossref","unstructured":"Davidson, J.W., Jinturkar, S.: Memory Access Coalescing: A Technique for Eliminating Redundant Memory Accesses. In: Proc. of ACM SIGPLAN PLDI, June 1994, pp. 186\u2013195 (1994)","DOI":"10.1145\/178243.178259"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"Gay, D., Levis, P., von Behren, R., Welsh, M., Brewer, E., Culler, D.: The nesC Language: A Holistic Approach to Networked Embedded Systems. In: Proc. of ACM SIGPLAN PLDI (June 2003)","DOI":"10.1145\/781131.781133"},{"key":"4_CR8","doi-asserted-by":"crossref","unstructured":"Hasan, J., Chandra, S., Vijaykumar, T.: Efficient Use of Memory Bandwidth to Improve Network Processor Throughput. In: ISCA (2003)","DOI":"10.1145\/859618.859653"},{"key":"4_CR9","unstructured":"IBM PowerNP Network Processors, http:\/\/www-3.ibm.com\/chips\/techlib\/techlib.nsf\/products\/IBM_PowerNP_NP4GS3"},{"key":"4_CR10","unstructured":"Intel Corporation. Intel IXP2400 Network Processor: Hardware Reference Manual (2002)"},{"key":"4_CR11","unstructured":"Intel IXP family of Network processors, http:\/\/www.intel.com\/design\/network\/products\/npfamily\/index.htm"},{"key":"4_CR12","doi-asserted-by":"crossref","unstructured":"Iyer, S., Kompella, R.R., McKeown, N.: Analysis of a memory architecture for fast packet buffers. In: Proc. IEEE Workshop High Performance Switching and Routing, HPSR (2001)","DOI":"10.1109\/HPSR.2001.923663"},{"key":"4_CR13","doi-asserted-by":"crossref","unstructured":"Kohler, E., Morris, R., Chen, B., Jannotti, J., Kaashoek, M.F.: The Click Modular Router. Transactions on Computer Systems (2000)","DOI":"10.1145\/319151.319166"},{"key":"4_CR14","doi-asserted-by":"crossref","unstructured":"McKee, S., Klenke, R., Wright, K., Wulf, W., Salinas, M., Aylor, J., Batson, A.: Smarter Memory: Improving Bandwidth for Streamed References. IEEE Computer (July 1998)","DOI":"10.1109\/2.689677"},{"key":"4_CR15","unstructured":"Mudigonda, J., Vin, H., Yavatkar, R.: A Case for Data Caching in Network Processors. Under Review, http:\/\/www.cs.utexas.edu\/users\/vin\/pub\/pdf\/mudigonda04case.pdf"},{"key":"4_CR16","unstructured":"Network Processing Forum. IP Forwarding Application Level Benchmark, http:\/\/www.npforum.org\/techinfo\/ipforwarding_bm.pdf"},{"key":"4_CR17","unstructured":"Network Processing Forum. MPLS Forwarding Application Level Benchmark and Annex, http:\/\/www.npforum.org\/techinfo\/MPLSBenchmark.pdf"},{"key":"4_CR18","doi-asserted-by":"crossref","unstructured":"Sherwood, T., Varghese, G., Calder, B.: A Pipelined Memory Architecture for High Throughput Network Processors. In: 30th International Symposium on Computer Architecture (June 2003)","DOI":"10.1145\/859618.859652"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-69330-7_4.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T04:57:37Z","timestamp":1605761857000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-69330-7_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540693291","9783540693307"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-69330-7_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}