{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T05:50:34Z","timestamp":1725515434707},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540705499"},{"type":"electronic","value":"9783540705505"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-3-540-70550-5_15","type":"book-chapter","created":{"date-parts":[[2008,7,17]],"date-time":"2008-07-17T14:19:16Z","timestamp":1216304356000},"page":"136-145","source":"Crossref","is-referenced-by-count":1,"title":["ASIP-eFPGA Architecture for Multioperable GNSS Receivers"],"prefix":"10.1007","author":[{"given":"Thorsten","family":"von Sydow","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Holger","family":"Blume","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G\u00f6tz","family":"Kappen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tobias G.","family":"Noll","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"15_CR1","volume-title":"A Software-Defined GPS and Galileo Receiver: A Single-Frequency Approach (Applied and Numerical Harmonic Analysis)","author":"K. Borre","year":"2007","unstructured":"Borre, K., Bertelsem, N., Jensen, S.H., Akos, D.M., Rinder, P.: A Software-Defined GPS and Galileo Receiver: A Single-Frequency Approach (Applied and Numerical Harmonic Analysis), 1st edn. Birkh\u00e4user, Boston (2007)","edition":"1"},{"key":"15_CR2","doi-asserted-by":"publisher","first-page":"1876","DOI":"10.1109\/JSSC.2003.818292","volume":"38","author":"A. Lodi","year":"2003","unstructured":"Lodi, A., Toma, M., Campi, F., Cappelli, A., Canegallo, R., Guerrieri, R.: A VLIW processor with reconfigurable instruction set for embedded applications. IEEE Journal of Solid-State Circuits\u00a038, 1876\u20131886 (2003)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"15_CR3","doi-asserted-by":"publisher","first-page":"521","DOI":"10.1109\/JSSC.2002.808288","volume":"38","author":"M. Borgatti","year":"2003","unstructured":"Borgatti, M., Lertora, F., Foret, B., Cali, L.: A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I\/O. IEEE Journal of Solid-State Circuits\u00a038, 521\u2013529 (2003)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"15_CR4","unstructured":"PACT XPP Technologies: Smart Media Processor, http:\/\/www.pactxpp.com"},{"key":"15_CR5","unstructured":"Stretch Corporation: S5000, S6000, http:\/\/www.stretchinc.com"},{"key":"15_CR6","unstructured":"Enzler, R.: Architectural Trade-offs in Dynamically Reconfigurable Processors. PHD-thesis, ETH Z\u00fcrich (2004)"},{"key":"15_CR7","doi-asserted-by":"crossref","unstructured":"von Sydow, T., Neumann, B., Blume, H., Noll, T.G.: Quantitative Analysis of Embedded FPGA-Architectures for Arithmetic. In: Proceedings of the International Conference on Application-specific Systems, Architectures and Processors (2006)","DOI":"10.1109\/ASAP.2006.56"},{"key":"15_CR8","volume-title":"Computer Architecture: A Quantitative Approach","author":"J. Hennessy","year":"2006","unstructured":"Hennessy, J., Patterson, D.A.: Computer Architecture: A Quantitative Approach, 4th edn. Morgan Kaufmann, San Francisco (2006)","edition":"4"},{"key":"15_CR9","unstructured":"Altera Corporation: Stratix III Device Handbook, vol.\u00a01, http:\/\/www.altera.com"},{"key":"15_CR10","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-1421-3","volume-title":"Low-energy FPGAs: architecture and design","author":"V. George","year":"2001","unstructured":"George, V., Rabaey, J.M.: Low-energy FPGAs: architecture and design. Kluwer Academic Publishers, Dordrecht (2001)"},{"key":"15_CR11","unstructured":"CoWare Corporation: LISA Language Reference Manual, http:\/\/www.coware.com"},{"key":"15_CR12","unstructured":"Neumann, B., von Sydow, T., Blume, H., Noll, T. G.: Design flow for embedded FPGAs based on a flexible architecture template. In: The conference on Design, automation and test in Europe (accepted for publication, 2008)"},{"key":"15_CR13","unstructured":"Hewlett-Packard Development Company: CACTI 5.0, http:\/\/www.hpl.hp.com"},{"key":"15_CR14","doi-asserted-by":"publisher","first-page":"19","DOI":"10.1007\/s11265-005-4936-4","volume":"40","author":"H. Blume","year":"2005","unstructured":"Blume, H., Feldk\u00e4mper, H., Noll, T.G.: Model-Based Exploration of the Design Space for Heterogeneous Systems on Chip. Journal of VLSI Signal Processing Systems\u00a040, 19\u201334 (2005)","journal-title":"Journal of VLSI Signal Processing Systems"},{"key":"15_CR15","doi-asserted-by":"crossref","unstructured":"Noll, T.G.: Application specific eFPGAs for SoC platforms. In: International Symposion on VLSI Design, Automation and Test (2005)","DOI":"10.1109\/VDAT.2005.1500011"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-70550-5_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,12]],"date-time":"2019-05-12T18:17:52Z","timestamp":1557685072000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-70550-5_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9783540705499","9783540705505"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-70550-5_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2008]]}}}