{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T05:50:25Z","timestamp":1725515425739},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540705499"},{"type":"electronic","value":"9783540705505"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-70550-5_24","type":"book-chapter","created":{"date-parts":[[2008,7,17]],"date-time":"2008-07-17T10:19:16Z","timestamp":1216289956000},"page":"208-217","source":"Crossref","is-referenced-by-count":1,"title":["Design Issues in Parallel Array Languages for Shared Memory"],"prefix":"10.1007","author":[{"given":"James","family":"Brodman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Basilio B.","family":"Fraguela","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mar\u00eda J.","family":"Garzar\u00e1n","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Padua","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"17","key":"24_CR1","doi-asserted-by":"publisher","first-page":"746","DOI":"10.1109\/TC.1968.229158","volume":"8","author":"G.H. Barnes","year":"1968","unstructured":"Barnes, G.H., Brown, R.M., Kato, M., Kuck, D., Slotnick, D., Stokes, R.: The ILLIAC IV Computer. IEEE Transactions on Computers\u00a08(17), 746\u2013757 (1968)","journal-title":"IEEE Transactions on Computers"},{"issue":"3","key":"24_CR2","doi-asserted-by":"publisher","first-page":"153","DOI":"10.1145\/362875.362879","volume":"12","author":"A.C. McKellar","year":"1969","unstructured":"McKellar, A.C., Coffman, J.E.G.: Organizing Matrices and Matrix Operations for Paged Memory Systems. Communications of the ACM\u00a012(3), 153\u2013165 (1969)","journal-title":"Communications of the ACM"},{"doi-asserted-by":"crossref","unstructured":"Wolf, M.E., Lam, M.S.: A Data Locality Optimizing Algorithm. In: Proc. of the Conf. on Programming Language Design and Implementation, pp. 30\u201344 (1991)","key":"24_CR3","DOI":"10.1145\/113445.113449"},{"unstructured":"High Performance Fortran Forum. High Performance Fortran Specification Version 2.0 (January 1997)","key":"24_CR4"},{"issue":"3","key":"24_CR5","doi-asserted-by":"publisher","first-page":"76","DOI":"10.1109\/99.714604","volume":"5","author":"B. Chamberlain","year":"1998","unstructured":"Chamberlain, B., Choi, S.: The Case for High Level Parallel Programming in ZPL. IEEE Computational Science and Engineering\u00a05(3), 76\u201386 (1998)","journal-title":"IEEE Computational Science and Engineering"},{"unstructured":"Carlson, W., Draper, J., Culler, D., Yelick, K., Brooks, E., Warren, K.: Introduction to UPC and Language Specification. Technical Report CCS-TR-99-157, IDA Center for Computing Sciences (1999)","key":"24_CR6"},{"issue":"2","key":"24_CR7","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/289918.289920","volume":"17","author":"R.W. Numrich","year":"1998","unstructured":"Numrich, R.W., Reid, J.: Co-array Fortran for Parallel Programming. SIGPLAN Fortran Forum\u00a017(2), 1\u201331 (1998)","journal-title":"SIGPLAN Fortran Forum"},{"doi-asserted-by":"crossref","unstructured":"Bikshandi, G., Guo, J., Hoeflinger, D., Almasi, G., Fraguela, B.B., Garzar\u00e1n, M.J., Padua, D., von Praun, C.: Programming for Parallelism and Locality with Hierarchically Tiled Arrays. In: PPoPP 2006: Proc. of the ACM SIGPLAN Symp. on Principles and Practice of Parallel Programming, pp. 48\u201357 (March 2006)","key":"24_CR8","DOI":"10.1145\/1122971.1122981"},{"doi-asserted-by":"crossref","unstructured":"Guo, J., Bikshandi, G., Fraguela, B.B., Garzar\u00e1n, M.J., Padua, D.: Programming with Tiles. In: PPoPP 2008: Proc. of the ACM SIGPLAN Symp. on Principles and Practice of Parallel Programming, pp. 111\u2013122 (February 2008)","key":"24_CR9","DOI":"10.1145\/1345206.1345225"},{"unstructured":"NAS Parallel Benchmarks, \n                    \n                      http:\/\/www.nas.nasa.gov\/Software\/NPB\/","key":"24_CR10"},{"unstructured":"Reinders, J.: Intel Threading Building Blocks: Outfitting C++ for Multi-core Processor Parallelism, 1st edn. O\u2019Reilly, Sebastopol (July 2007)","key":"24_CR11"},{"key":"24_CR12","volume-title":"Programming with POSIX Threads","author":"D.R. Butenhof","year":"1997","unstructured":"Butenhof, D.R.: Programming with POSIX Threads. Addison Wesley, Reading (1997)"},{"key":"24_CR13","volume-title":"Parallel programming in OpenMP","author":"R. Chandra","year":"2001","unstructured":"Chandra, R., Dagum, L., Kohr, D., Maydan, D., McDonald, J., Menon, R.: Parallel programming in OpenMP. Morgan Kaufmann Publishers, San Francisco (2001)"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-70550-5_24.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,3]],"date-time":"2021-05-03T00:22:09Z","timestamp":1620001329000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-70550-5_24"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540705499","9783540705505"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-70550-5_24","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}