{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T05:50:33Z","timestamp":1725515433972},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540705499"},{"type":"electronic","value":"9783540705505"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-70550-5_3","type":"book-chapter","created":{"date-parts":[[2008,7,17]],"date-time":"2008-07-17T14:19:16Z","timestamp":1216304356000},"page":"12-22","source":"Crossref","is-referenced-by-count":1,"title":["Energy-Efficient Simultaneous Thread Fetch from Different Cache Levels in a Soft Real-Time SMT Processor"],"prefix":"10.1007","author":[{"given":"Emre","family":"\u00d6zer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ronald G.","family":"Dreslinski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Trevor","family":"Mudge","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stuart","family":"Biles","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kriszti\u00e1n","family":"Flautner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"Tullsen, D., Eggers, S.J., Levy, H.M.: Simultaneous multithreading: Maximizing on-chip parallelism. In: Proceedings of the 22nd Annual Intl. Symposium on Computer Architecture (June 1995)","key":"3_CR1","DOI":"10.1145\/223982.224449"},{"doi-asserted-by":"crossref","unstructured":"Brandt, S., Nutt, G., Berk, T., Humphrey, M.: Soft real-time application execution with dynamic quality of service assurance. In: Proceedings of the 6th IEEE\/IFIP International Workshop on Quality of Service (May 1998)","key":"3_CR2","DOI":"10.1109\/IWQOS.1998.675233"},{"unstructured":"Raasch, S.E., Reinhardt, S.K.: Applications of thread prioritization in smt processors. In: Proceedings of Multithreaded Execution, Architecture and Compilation Workshop (January 1999)","key":"3_CR3"},{"doi-asserted-by":"crossref","unstructured":"Dorai, G.K., Yeung, D.: Transparent threads: Resource sharing in smt processors for high single-thread performance. In: Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques (2002)","key":"3_CR4","DOI":"10.1109\/PACT.2002.1105971"},{"doi-asserted-by":"crossref","unstructured":"Yamasaki, N.: Responsive multithreaded processor for distributed real-time processing. Journal of Robotics and Mechatronics, 44\u201356 (2006)","key":"3_CR5","DOI":"10.1109\/IWIAS.2006.36"},{"unstructured":"Falc\u00f3n, A., Ramirez, A., Valero, M.: A low-complexity, high-performance fetch unit for simultaneous multithreading processors. In: Proceedings of the 10th Intl. Conference on High Performance Computer Architecture (February 2004)","key":"3_CR6"},{"doi-asserted-by":"crossref","unstructured":"Klauser, A., Grunwald, D.: Instruction fetch mechanisms for multipath execution processors. In: Proceedings of the 32nd Annual ACM\/IEEE International Symposium on Microarchitecture (November 1999)","key":"3_CR7","DOI":"10.1109\/MICRO.1999.809441"},{"unstructured":"Burns, J., Gaudiot, J.L.: Quantifying the smt layout overhead, does smt pull its weight? In: Proc. Sixth Int\u2019l Symp. High Performance Computer Architecture (HPCA) (January 2000)","key":"3_CR8"},{"unstructured":"Suh, G., Devadas, S., Rudolph, L.: Dynamic cache partitioning for simultaneous multithreading systems. In: The 13th International Conference on Parallel and Distributed Computing System (PDCS) (August 2001)","key":"3_CR9"},{"doi-asserted-by":"crossref","unstructured":"Tullsen, D.M., Eggers, S.J., Emer, J.S., Levy, H.M., Lo, J.L., Stamm, R.L.: Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor. In: Proceedings of the 23rd Annual International Symposium on Computer Architecture (ISCA) (May 1996)","key":"3_CR10","DOI":"10.1145\/232973.232993"},{"doi-asserted-by":"crossref","unstructured":"El-Moursy, A., Albonesi, D.H.: Front-end policies for improved issue efficiency in smt processors. In: Proceedings of the 9th International Symposium on High-Performance Computer Architecture (HPCA) (February 2003)","key":"3_CR11","DOI":"10.1109\/HPCA.2003.1183522"},{"doi-asserted-by":"crossref","unstructured":"Cazorla, F.J., Knijnenburg, P.M., Sakellariou, R., Fern\u00e1ndez, E., Ramirez, A., Valero, M.: Predictable performance in smt processors. In: Proceedings of the 1st Conference on Computing Frontiers (April 2004)","key":"3_CR12","DOI":"10.1145\/977091.977152"},{"doi-asserted-by":"crossref","unstructured":"Yamasaki, N., Magaki, I., Itou, T.: Prioritized smt architecture with ipc control method for real-time processing. In: 13th IEEE Real Time and Embedded Technology and Applications Symposium (RTAS 2007), pp. 12\u201321 (2007)","key":"3_CR13","DOI":"10.1109\/RTAS.2007.28"},{"doi-asserted-by":"crossref","unstructured":"Jain, R., Hughes, C.J., Adve, S.V.: Soft real-time scheduling on simultaneous multithreaded processors. In: Proceedings of the 23rd IEEE Real-Time Systems Symposium (December 2002)","key":"3_CR14","DOI":"10.1109\/REAL.2002.1181569"},{"doi-asserted-by":"crossref","unstructured":"El-Haj-Mahmoud, A., AL-Zawawi, A.S., Anantaraman, A., Rotenberg, E.: Virtual multiprocessor: An analyzable, high-performance microarchitecture for real-time computing. In: Proceedings of the 2005 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES 2005) (September 2005)","key":"3_CR15","DOI":"10.1145\/1086297.1086326"},{"unstructured":"EEMBC, http:\/\/www.eembc.com","key":"3_CR16"},{"unstructured":"Artisan, http:\/\/www.arm.com\/products\/physicalip\/productsservices.html","key":"3_CR17"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-70550-5_3.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,9,13]],"date-time":"2021-09-13T06:13:39Z","timestamp":1631513619000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-70550-5_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540705499","9783540705505"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-70550-5_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}