{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T05:50:25Z","timestamp":1725515425739},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540705499"},{"type":"electronic","value":"9783540705505"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-70550-5_4","type":"book-chapter","created":{"date-parts":[[2008,7,17]],"date-time":"2008-07-17T14:19:16Z","timestamp":1216304356000},"page":"23-32","source":"Crossref","is-referenced-by-count":10,"title":["Impact of Software Bypassing on Instruction Level Parallelism and Register File Traffic"],"prefix":"10.1007","author":[{"given":"Vladim\u00edr","family":"Guzma","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pekka","family":"J\u00e4\u00e4skel\u00e4inen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pertti","family":"Kellom\u00e4ki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jarmo","family":"Takala","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"4_CR1","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1145\/192724.192751","volume-title":"MICRO 27: Proceedings of the 27th annual international symposium on Microarchitecture","author":"J. Hoogerbrugge","year":"1994","unstructured":"Hoogerbrugge, J., Corporaal, H.: Register file port requirements of Transport Triggered Architectures. In: MICRO 27: Proceedings of the 27th annual international symposium on Microarchitecture, pp. 191\u2013195. ACM Press, New York (1994)"},{"key":"4_CR2","volume-title":"Computer Organization and Design: The Hardware\/Software Interface","author":"D.A. Patterson","year":"1998","unstructured":"Patterson, D.A., Hennessy, J.L.: Computer Organization and Design: The Hardware\/Software Interface. Morgan Kaufmann, San Francisco (1998)"},{"key":"4_CR3","first-page":"7","volume-title":"Proc. IEEE\/ACM Int. Symp. Microarchitecture","author":"P.G. Sassone","year":"2004","unstructured":"Sassone, P.G., Wills, D.S.: Dynamic strands: Collapsing speculative dependence chains for reducing pipeline communication. In: Proc. IEEE\/ACM Int. Symp. Microarchitecture, pp. 7\u201317. IEEE Computer Society, Washington (2004)"},{"issue":"7","key":"4_CR4","doi-asserted-by":"publisher","first-page":"44","DOI":"10.1109\/MC.2004.65","volume":"37","author":"D. Burger","year":"2004","unstructured":"Burger, D., Keckler, S.W., McKinley, K.S., Dahlin, M., John, L.K., Lin, C., Moore, C.R., Burrill, J., McDonald, R.G., Yoder, W.: The TRIPS\u00a0Team: Scaling to the end of silicon with EDGE architectures. Computer\u00a037(7), 44\u201355 (2004)","journal-title":"Computer"},{"issue":"4","key":"4_CR5","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1145\/1274858.1274862","volume":"6","author":"P.G. Sassone","year":"2007","unstructured":"Sassone, P.G., Wills, D.S., Loh, G.H.: Static strands: Safely exposing dependence chains for increasing embedded power efficiency. Trans. on Embedded Computing Sys.\u00a06(4), 24 (2007)","journal-title":"Trans. on Embedded Computing Sys."},{"key":"4_CR6","first-page":"18","volume-title":"MICRO 37: Proceedings of the 37th annual IEEE\/ACM International Symposium on Microarchitecture","author":"A. Bracy","year":"2004","unstructured":"Bracy, A., Prahlad, P., Roth, A.: Dataflow mini-graphs: Amplifying superscalar capacity and bandwidth. In: MICRO 37: Proceedings of the 37th annual IEEE\/ACM International Symposium on Microarchitecture, pp. 18\u201329. IEEE Computer Society, Washington (2004)"},{"key":"4_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"57","DOI":"10.1007\/978-3-540-69338-3_5","volume-title":"High Performance Embedded Architectures and Compilers","author":"J. Yan","year":"2007","unstructured":"Yan, J., Zhang, W.: Virtual registers: Reducing register pressure without enlarging the register file. In: De Bosschere, K., Kaeli, D., Stenstr\u00f6m, P., Whalley, D., Ungerer, T. (eds.) HiPEAC 2007. LNCS, vol.\u00a04367, pp. 57\u201370. Springer, Heidelberg (2007)"},{"key":"4_CR8","volume-title":"Microprocessor Architectures: from VLIW to TTA","author":"H. Corporaal","year":"1997","unstructured":"Corporaal, H.: Microprocessor Architectures: from VLIW to TTA. John Wiley & Sons, Chichester (1997)"},{"key":"4_CR9","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1109\/PCEE.2004.20","volume-title":"PARELEC 2004: Proceedings of the international conference on Parallel Computing in Electrical Engineering","author":"G. Cichon","year":"2004","unstructured":"Cichon, G., Robelly, P., Seidel, H., Bronzel, M., Fettweis, G.: Compiler scheduling for STA-processors. In: PARELEC 2004: Proceedings of the international conference on Parallel Computing in Electrical Engineering, pp. 45\u201360. IEEE Computer Society, Washington (2004)"},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"Thuresson, M., Sjalander, M., Bjork, M., Svensson, L., Larsson-Edefors, P., Stenstrom, P.: Flexcore: Utilizing exposed datapath control for efficient computing. In: Proc. Int. Conf. on Embedded Computer Systems: Architectures, Modeling and Simulation, Samos, Greece, pp. 18\u201325 (2007)","DOI":"10.1109\/ICSAMOS.2007.4285729"},{"key":"4_CR11","doi-asserted-by":"crossref","unstructured":"Corporaal, H., Mulder, H.J.: Move: a framework for high-performance processor design. In: Proc. ACM\/IEEE Conf. Supercomputing, Albuquerque, NM, pp. 692\u2013701 (1991)","DOI":"10.1145\/125826.126159"},{"key":"4_CR12","doi-asserted-by":"crossref","unstructured":"Janssen, J., Corporaal, H.: Partitioned register file for TTAs. In: Proc. 28th Annual Workshop on Microprogramming (MICRO-28), pp. 303\u2013312 (1996)","DOI":"10.1109\/MICRO.1995.476840"},{"key":"4_CR13","unstructured":"Maxim Corporation: MAXQ microcontroller home page (2007), http:\/\/www.maxim-ic.com\/products\/microcontrollers\/maxq.cfm"},{"key":"4_CR14","first-page":"240","volume-title":"Code Generation for Embedded Processors","author":"H. Corporaal","year":"1995","unstructured":"Corporaal, H., Hoogerbrugge, J.: Code generation for Transport Triggered Architectures. In: Code Generation for Embedded Processors, pp. 240\u2013259. Springer, Heidelberg (1995)"},{"key":"4_CR15","volume-title":"Compilers: Principles, Techniques, and Tools","author":"A.V. Aho","year":"1986","unstructured":"Aho, A.V., Sethi, R., Ullman, J.D.: Compilers: Principles, Techniques, and Tools. Addison-Wesley Longman Publishing Co., Amsterdam (1986)"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-70550-5_4.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,3]],"date-time":"2021-05-03T04:22:13Z","timestamp":1620015733000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-70550-5_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540705499","9783540705505"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-70550-5_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}