{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T05:50:30Z","timestamp":1725515430257},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540705499"},{"type":"electronic","value":"9783540705505"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-70550-5_9","type":"book-chapter","created":{"date-parts":[[2008,7,17]],"date-time":"2008-07-17T14:19:16Z","timestamp":1216304356000},"page":"75-84","source":"Crossref","is-referenced-by-count":7,"title":["A Real-Time Programming Model for Heterogeneous MPSoCs"],"prefix":"10.1007","author":[{"given":"Torsten","family":"Limberg","sequence":"first","affiliation":[]},{"given":"Bastian","family":"Ristau","sequence":"additional","affiliation":[]},{"given":"Gerhard","family":"Fettweis","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"9_CR1","doi-asserted-by":"crossref","unstructured":"Horowitz, M., Dally, W.: How scaling will change processor architecture. In: Proceedings of the IEEE Solid-State Circuits Conference, 2004, Digest of Technical Papers, ISSCC, pp. 132\u2013133 (February 2004)","DOI":"10.1109\/ISSCC.2004.1332629"},{"issue":"5","key":"9_CR2","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1109\/MC.2006.180","volume":"39","author":"E.A. Lee","year":"2006","unstructured":"Lee, E.A.: The problem with threads. IEEE Computer\u00a039(5), 33\u201342 (2006)","journal-title":"IEEE Computer"},{"key":"9_CR3","doi-asserted-by":"crossref","unstructured":"Silven, O., Jyrkk\u00e4, K.: Observations on power-efficiency trends in mobile communication devices. EURASIP Journal on Embedded Systems 2007, 10 pages (2007), Article ID 56976, doi:10.1155\/2007\/56976","DOI":"10.1155\/2007\/56976"},{"key":"9_CR4","unstructured":"Seidel, H.: A Task-level Programmable Processor, WiKu, Duisburg (October 2006)"},{"key":"9_CR5","unstructured":"Asanovic, K., Bodik, R., Catanzaro, B.C., Gebis, J.J., Husbands, P., Keutzer, K., Patterson, D.A., Plishker, W.L., Shalf, J., Williams, S.W., Yelick, K.A.: The landscape of parallel computing research: A view from berkeley. Technical Report UCB\/EECS-2006-183, EECS Department, University of California, Berkeley (December 2006)"},{"issue":"1","key":"9_CR6","doi-asserted-by":"publisher","first-page":"46","DOI":"10.1109\/99.660313","volume":"05","author":"L. Dagum","year":"1998","unstructured":"Dagum, L., Menon, R.: Openmp: An industry-standard api for shared-memory programming. IEEE Computational Science and Engineering\u00a005(1), 46\u201355 (1998)","journal-title":"IEEE Computational Science and Engineering"},{"key":"9_CR7","unstructured":"Ghuloum, A., Sprangle, E., Fang, J.: NVidia: CUDA Programming Guide 1.1 (November 2007), http:\/\/www.nvidia.com\/object\/cuda_develop.html"},{"issue":"8","key":"9_CR8","doi-asserted-by":"publisher","first-page":"207","DOI":"10.1145\/209937.209958","volume":"30","author":"R.D. Blumofe","year":"1995","unstructured":"Blumofe, R.D., Joerg, C.F., Kuszmaul, B.C., Leiserson, C.E., Randall, K.H., Zhou, Y.: Cilk: an efficient multithreaded runtime system. SIGPLAN Not.\u00a030(8), 207\u2013216 (1995)","journal-title":"SIGPLAN Not."},{"key":"9_CR9","unstructured":"Bernard, T., Bousias, K., Geus, B.d., Lankamp, M., Zhang, L., Pimentel, A., Knijnenburg, P., Jesshope, C.: A microthreaded architecture and its compiler (2006)"},{"key":"9_CR10","doi-asserted-by":"crossref","unstructured":"Fatahalian, K., Knight, T.J., Houston, M., Erez, M., Horn, D.R., Leem, L., Park, J.Y., Ren, M., Aiken, A., Dally, W.J., Hanrahan, P.: Sequoia: Programming the memory hierarchy. In: Proceedings of the 2006 ACM\/IEEE Conference on Supercomputing (2006)","DOI":"10.1109\/SC.2006.55"},{"key":"9_CR11","doi-asserted-by":"crossref","unstructured":"Bellens, P., Perez, J.M., Rosa, M., Badia, Labarta, J.: CellSs: a programming model for the cell be architecture. In: Proceedings of the ACM\/IEEE Supercomputing 2006 Conference (November 2006)","DOI":"10.1109\/SC.2006.17"},{"key":"9_CR12","doi-asserted-by":"crossref","unstructured":"Pham, D., Asano, S., Bolliger, M., Day, M., Hofstee, H., Johns, C., Kahle, J., Kameyama, A., Keaty, J., Masubuchi, Y., Riley, M., Shippy, D., Stasiak, D., Suzuoki, M., Wang, M., Warnock, J., Weitzel, S., Wendel, D., Yamazaki, T., Yazawa, K.: The design and implementation of a first-generation cell processor. In: Solid-State Circuits Conference 2005. Digest of Technical Papers ISSCC 2005, IEEE International, vol.\u00a01, pp. 184\u2013592 (February 2005)","DOI":"10.1109\/ISSCC.2005.1493930"},{"key":"9_CR13","volume-title":"Advanced Compiler Design & Implementation","author":"S.S. Muchnick","year":"1997","unstructured":"Muchnick, S.S.: Advanced Compiler Design & Implementation. Morgan Kaufman Publishers, San Francisco (1997)"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-70550-5_9.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,3]],"date-time":"2021-05-03T04:22:16Z","timestamp":1620015736000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-70550-5_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540705499","9783540705505"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-70550-5_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}