{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,17]],"date-time":"2025-01-17T05:18:52Z","timestamp":1737091132804,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540712671"},{"type":"electronic","value":"9783540712701"}],"license":[{"start":{"date-parts":[[2007,1,1]],"date-time":"2007-01-01T00:00:00Z","timestamp":1167609600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1007\/978-3-540-71270-1_20","type":"book-chapter","created":{"date-parts":[[2007,5,20]],"date-time":"2007-05-20T23:50:51Z","timestamp":1179705051000},"page":"268-282","source":"Crossref","is-referenced-by-count":2,"title":["Modeling of Interconnection Networks in Massively Parallel Processor Architectures"],"prefix":"10.1007","author":[{"given":"Alexey","family":"Kupriyanov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frank","family":"Hannig","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dmitrij","family":"Kissler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J\u00fcrgen","family":"Teich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Julien","family":"Lallet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Olivier","family":"Sentieys","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S\u00e9bastien","family":"Pillement","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"20_CR1","doi-asserted-by":"crossref","unstructured":"Bansal, N., Gupta, S., Dutt, N., Nicolau, A., Gupta, R.: Network Topology Exploration of Mesh-Based Coarse-Grain Reconfigurable Architectures. In: Proceedings Design Automation and Test in Europe (DATE\u20192004), Paris, France, Feb. 2004, pp. 474\u2013479 (2004)","DOI":"10.1109\/DATE.2004.1268891"},{"issue":"2","key":"20_CR2","doi-asserted-by":"publisher","first-page":"167","DOI":"10.1023\/A:1024499601571","volume":"26","author":"V. Baumgarte","year":"2003","unstructured":"Baumgarte, V., Ehlers, G., May, F., N\u00fcckel, A., Vorbach, M., Weinhardt, M.: PACT XPP \u2013 A Self-Reconfigurable Data Processing Architecture. The Journal of Supercomputing\u00a026(2), 167\u2013184 (2003)","journal-title":"The Journal of Supercomputing"},{"key":"20_CR3","unstructured":"Elixent Ltd.: http:\/\/www.elixent.com"},{"key":"20_CR4","doi-asserted-by":"publisher","first-page":"108","DOI":"10.1145\/502217.502234","volume-title":"ACM SIG Proceedings International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES 2001)","author":"D. Fischer","year":"2001","unstructured":"Fischer, D., Teich, J., Thies, M., Weper, R.: Design Space Characterization for Architecture\/Compiler Co-Exploration. In: ACM SIG Proceedings International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES 2001), Atlanta, GA, U.S.A., November 2001, pp. 108\u2013115. ACM Press, New York (2001)"},{"key":"20_CR5","doi-asserted-by":"crossref","unstructured":"Fischer, D., Teich, J., Thies, M., Weper, R.: BUILDABONG: A Framework for Architecture\/Compiler Co-Exploration for ASIPs. Journal for Circuits, Systems, and Computers, Special Issue: Application Specific Hardware Design, 353\u2013375 (2003)","DOI":"10.1142\/S0218126603000799"},{"key":"20_CR6","doi-asserted-by":"crossref","unstructured":"Halambi, A., Grun, P., Khare, A., Ganesh, V., Dutt, N., Nicolau, A.: EXPRESSION: A Language for Architecture Exploration through Compiler\/Simulator Retargetability. In: Proceedings Design Automation and Test in Europe (DATE\u20191999) (1999)","DOI":"10.1145\/307418.307549"},{"key":"20_CR7","first-page":"642","volume-title":"Proceedings of Design, Automation and Test in Europe","author":"R. Hartenstein","year":"2001","unstructured":"Hartenstein, R.: A Decade of Reconfigurable Computing: A Visionary Retrospective. In: Proceedings of Design, Automation and Test in Europe, Munich, Germany, March 2001, pp. 642\u2013649. IEEE Computer Society Press, Los Alamitos (2001)"},{"key":"20_CR8","series-title":"Addison-Wesley Series in Computer Science","volume-title":"Introduction to Automata Theory, Languages and Computation","author":"J.E. Hopcroft","year":"1979","unstructured":"Hopcroft, J.E.: Introduction to Automata Theory, Languages and Computation (older edition). Addison-Wesley Series in Computer Science. Addison-Wesley, Reading (April 1979)"},{"key":"20_CR9","unstructured":"Kupriyanov, A., Hannig, F., Kissler, D., Schaffer, R., Teich, J.: MAML - An Architecture Description Language for Modeling and Simulation of Processor Array Architectures, Part I. Technical Report 03-2006, University of Erlangen-Nuremberg, Department of Computer Science, Hardware-Software-Co-Design (March 2006)"},{"key":"20_CR10","unstructured":"Kupriyanov, A., Hannig, F., Kissler, D., Teich, J., Schaffer, R., Merker, R.: An Architecture Description Language for Massively Parallel Processor Architectures. In: GI\/ITG\/GMM-Workshop 2006 - Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, Dresden, Germany, Feb. 2006, pp. 11\u201320 (2006)"},{"key":"20_CR11","first-page":"183","volume-title":"Languages, Compilers, and Tools for Embedded Systems (LCTES\u201903)","author":"J. Lee","year":"2003","unstructured":"Lee, J., Choi, K., Dutt, N.: An Algorithm for Mapping Loops onto Coarse-grained Reconfigurable Architectures. In: Languages, Compilers, and Tools for Embedded Systems (LCTES\u201903), San Diego, CA, June 2003, pp. 183\u2013188. ACM Press, New York (2003)"},{"key":"20_CR12","first-page":"90","volume-title":"IEEE Design and Test of Computers","author":"B. Mei","year":"2005","unstructured":"Mei, B., Lambrechts, A., Verkest, D., Mignolet, J.-Y., Lauwereins, R.: Architecture Exploration for a Reconfigurable Architecture Template. In: IEEE Design and Test of Computers, March 2005, pp. 90\u2013101. IEEE Computer Society Press, Los Alamitos (2005)"},{"key":"20_CR13","unstructured":"Motomura, M.: A Dynamically Reconfigurable Processor Architecture. In: Microprocessor Forum, CA (2002)"},{"key":"20_CR14","doi-asserted-by":"crossref","unstructured":"Pees, S., Hoffmann, A., Meyr, H.: Retargeting of Compiled Simulators for Digital Signal Processors Using a Machine Description Language. In: Proceedings Design Automation and Test in Europe (DATE\u20192000), Paris (March 2000)","DOI":"10.1145\/343647.343888"},{"key":"20_CR15","unstructured":"Silicon Hive. http:\/\/www.siliconhive.com"},{"key":"20_CR16","unstructured":"Trimaran. http:\/\/www.trimaran.org"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems - ARCS 2007"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-71270-1_20","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T14:19:15Z","timestamp":1737037155000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-71270-1_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"ISBN":["9783540712671","9783540712701"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-71270-1_20","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2007]]}}}