{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T04:51:54Z","timestamp":1725511914951},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540712671"},{"type":"electronic","value":"9783540712701"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-71270-1_3","type":"book-chapter","created":{"date-parts":[[2007,5,20]],"date-time":"2007-05-20T23:50:51Z","timestamp":1179705051000},"page":"28-42","source":"Crossref","is-referenced-by-count":0,"title":["LIRAC: Using Live Range Information to Optimize Memory Access"],"prefix":"10.1007","author":[{"given":"Peng","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dongsheng","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haixia","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meijuan","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weimin","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"3_CR1","doi-asserted-by":"crossref","unstructured":"Wulf, W.A., McKee, S.A.: Hitting the memory wall: implications of the obvious. ACM SIGARCH Computer Architecture News\u00a023(Issue 1 ) (1995)","DOI":"10.1145\/216585.216588"},{"key":"3_CR2","unstructured":"Semiconductor Industry Association, International Technology Roadmap for Semiconductors (2004), http:\/\/www.itrs.net\/Common\/2004Update\/2004Update.htm"},{"key":"3_CR3","doi-asserted-by":"crossref","unstructured":"Hammond, L., Wong, V., Chen, M., Hertzberg, B., Carlstrom, B.D., Davis, J.D., Prabhu, M.K., Wijaya, H., Kozyrakis, C., Olukotun, K.: Transactional Memory coherence and consistency. In: Proceedings of 31st Annual International Symposium on Computer Architecture (ISCA-31), pp. 102\u2013113 (2004)","DOI":"10.1109\/ISCA.2004.1310767"},{"key":"3_CR4","unstructured":"Moore, K.E., Bobba, J., Moravan, M.J., Hill, M.D., Wood, D.A.: LogTM: Logbased Transactional Memory. In: Proceedings of 12th Annual International Symposium on High Performance Computer Architecture (HPCA-12) (2006)"},{"issue":"4","key":"3_CR5","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/2.375174","volume":"28","author":"M. Gokhale","year":"1995","unstructured":"Gokhale, M., Holmes, W., Iobst, K.: Processing in memory: the Terasys massively parallel PIM array. IEEE Computer\u00a028(4), 23\u201331 (1995)","journal-title":"IEEE Computer"},{"key":"3_CR6","unstructured":"Kozyrakis, C., Gebis, J., Martin, D., Williams, S., Mavroidis, I., Pope, S., Jones, D., Patterson, D., Yelick, K.: Vector IRAM: A Media-oriented Vector Processor with Embedded DRAM. In: 12th Hot Chips Conference, August (2000)"},{"key":"3_CR7","first-page":"107","volume-title":"Proc. of IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems","author":"J. Wang","year":"1994","unstructured":"Wang, J., Quong, R.W.: The feasibility of using compression to increase memory system performance. In: Proc. of IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, pp. 107\u2013113. IEEE Computer Society Press, Los Alamitos (1994)"},{"key":"3_CR8","doi-asserted-by":"crossref","unstructured":"Franklin, M., Sohi, G.S.: Register Traffic Analysis for Streamlining Inter-Operation Communication in Fine-Grain Parallel Processors. In: Proceedings of 25th International Symposium on Microarchitecture, pp. 236\u2013245 (1992)","DOI":"10.1109\/MICRO.1992.697025"},{"key":"3_CR9","doi-asserted-by":"crossref","unstructured":"Luis, A., Lozano, C., Guang, R.G.: Exploiting Short-Lived Variables in Superscalar Processors. In: Proceedings of 28th International Symposium on Microarchitecture, pp. 292\u2013302 (1995)","DOI":"10.1109\/MICRO.1995.476839"},{"issue":"Issue 6","key":"3_CR10","first-page":"451","volume":"31","author":"G. Savransky","year":"2003","unstructured":"Savransky, G., Ronen, R., Gonzalez, A.: A Power Aware Register Management Mechanism. International Journal of Parallel Programming\u00a031(Issue 6), 451\u2013467 (2003)","journal-title":"International Journal of Parallel Programming"},{"issue":"6","key":"3_CR11","doi-asserted-by":"publisher","first-page":"697","DOI":"10.1109\/TC.2004.11","volume":"53","author":"D. Ponomarev","year":"2004","unstructured":"Ponomarev, D., Kucuk, G., Ergin, O., Ghose, K.: Isolating Short-Lived Operands for Energy Reduction. IEEE Transaction on Computers\u00a053(6), 697\u2013709 (2004)","journal-title":"IEEE Transaction on Computers"},{"key":"3_CR12","doi-asserted-by":"crossref","unstructured":"Martin, M.M., Roth, A., Fischer, C.N.: Exploiting Dead Value Information. In: Proceedings of 30th International Symposium on Microarchitecture, pp. 125\u2013135 (1997)","DOI":"10.1109\/MICRO.1997.645804"},{"key":"3_CR13","doi-asserted-by":"crossref","unstructured":"Lepak, K.M., Bell, G.B., Lipasti, M.H.: Silent Stores and Store Value Locality. IEEE Transactions on Computers\u00a050(11) (2001)","DOI":"10.1109\/12.966493"},{"key":"3_CR14","doi-asserted-by":"publisher","first-page":"222","DOI":"10.1145\/502874.502896","volume-title":"Proceedings of the ACM SIGPLAN 84 Symposium on Compiler Constructions","author":"F. Chow","year":"1984","unstructured":"Chow, F., Hennessy, J.L.: Register Allocation for Priority based Coloring. In: Proceedings of the ACM SIGPLAN 84 Symposium on Compiler Constructions, pp. 222\u2013232. ACM Press, New York (1984)"},{"issue":"4","key":"3_CR15","doi-asserted-by":"publisher","first-page":"451","DOI":"10.1145\/115372.115320","volume":"13","author":"R. Cytron","year":"1991","unstructured":"Cytron, R., Ferrante, J., Rosen, B.K., Wegman, M.N., Zadeck, F.K.: Efficiently Computing Static Single Assignment Form and the Control Dependence Graph. ACM Transactions on Programming Languages and Systems\u00a013(4), 451\u2013490 (1991)","journal-title":"ACM Transactions on Programming Languages and Systems"},{"issue":"2","key":"3_CR16","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T. Austin","year":"2002","unstructured":"Austin, T., Larson, E., Ernst, D.: SimpleScalar: An Infrastructure for Computer System Modeling. IEEE Computer\u00a035(2), 59\u201367 (2002)","journal-title":"IEEE Computer"},{"key":"3_CR17","unstructured":"Edler, J., Hill, M.D.: Dinero IV Trace-Driven Uniprocessor Cache Simulator (2003), http:\/\/www.cs.wisc.edu\/~markhill\/DineroIV"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems - ARCS 2007"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-71270-1_3.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T05:17:42Z","timestamp":1605763062000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-71270-1_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540712671","9783540712701"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-71270-1_3","relation":{},"subject":[]}}